Preliminary

16Gb DDP LPDDR4 SDRAM

200FBGA, 10x15 32Mb x16DQ x8banks x2Channels + 32Mb x16DQ x8banks x2Channels

THIS IS THE TARGET DATASHEET FOR LPDDR4 AND CONTENTS CAN BE CHANGED.

This document and all information provided herein (collectively, "Information") is provided on an "AS-IS" basis and remains the sole and exclusive property of Samsung Electronics. You must keep all Information in strict confidence and trust, and must not, directly or indirectly, in any way, disclose, make accessible, post on the internet, reveal, report, publish, disseminate or transfer any Information to any third party. You must not reproduce or copy Information, without first obtaining express written permis sion from Samsung Electronics. You must not use, or allow use of, any Information in any manner whatsoever, except to inter nally evaluate the Information. You must restrict access to Information to those of your employees who have a bonafide need -to-know for such purpose and are bound by obligations at least as restrictive as this clause. In order to receive Information, you must agree to the foregoing and to indemnify Samsung for any failure to strictly comply therewith. If you do not agree, please do not accept any receipt of Information.

s0015.park@samsung.com

datasheet

SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of Samsung Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise.

Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

For updates or additional information about Samsung products, contact your nearest Samsung office.

All brand names, trademarks and registered trademarks belong to their respective owners.

© 2015 Samsung Electronics Co., Ltd. All rights reserved.



Revision History

Revision No.	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>	<u>Editor</u>
0.0	- First version for target specification.	20th Aug, 2015	Target	J.Y.Bae
0.5	- Preliminary datasheet.	22nd Oct, 2015	Preliminary	J.Y.Bae
	- Update IDD spec values.			
	1. IDD0 VDD2 : 82 -> 75 mA			
2. IDD5 VDD2 : 250 -> 180 mA				
	3. IDD6 VDD1/VDD2 85'C: 6/12 -> 8/10 mA.			
	- Update Input/Output Capacitance.			
	- Add note for Ordering Information.			
	"3733Mbps is backward compatible to 3200Mbps."			



s0015.park@samsung.com



Table Of Contents

1	6Gh	DDP	וחחם ו	R4 SDI	RΔS
	OUD	DDF	ヒトレレ	スサンレ	T A IVI

1.0 COMPARISION BETWEEN LPDDR3 AND LPDDR4	. 5
2.0 KEY FEATURE	. 7
3.0 ORDERING INFORMATION	. 8
4.0 PACKAGE DIMENSION & PIN DESCRIPTION 4.1 LPDDR4 SDRAM Package Dimension 4.2 LPDDR4 SDRAM Package Ballout. 4.3 PAD DEFINITION AND DESCRIPTION 4.4 FUNCTIONAL BLOCK DIAGRAM 4.5 LPDDR4 Pad Definition and Description	9 10 11 12
5.0 FUNCTIONAL DESCRIPTION 5.1 LPDDR4 SDRAM ADDRESSING	14 15 17
6.0 TRUTH TABLES	37 38
7.0 ABSOLUTE MAXIMUM RATINGS	
8.0 AC & DC OPERATING CONDITIONS 8.1 Recommended DC Operating Conditions 8.2 Input Leakage Current 8.3 Input/Output Leakage Current 8.4 Operating Temperature Range	41 41 41
9.0 AC AND DC INPUT MEASUREMENT LEVELS 9.1 1.1V High speed LVCMOS (HS_LLVCMOS) 9.1.1 Standard specifications 9.1.2 DC electrical characteristics. 9.1.2.1 LPDDR4 Input Level for CKE 9.1.2.2 LPDDR4 Input Level for Reset_n and ODT_CA 9.1.3 AC Over/Undershoot.	42 42 42 42
9.1.3.1 Class-1 LPDDR4 AC Over/Undershoot 9.2 Differential Input Voltage 9.2.1 Differential Input Voltage for CK 9.2.2 Differential Input Voltage for DQS. 9.3 Differential Input Cross Point Voltage 9.4 Single Ended Output Slew Rate 9.5 Differential Output Slew Rate	43 44 45 46
9.6 Overshoot and Undershoot for LVSTL	
10.0 OUTPUT BUFFER CHARACTERISTICS	50
11.0 INPUT/OUTPUT CAPACITANCE	. 52
12.0 IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS 12.1 IDD Measurement Conditions	53 59
13.0 AC AND DC OUTPUT MEASUREMENT LEVELS	64
14.0 ELECTRICAL CHARACTERISTICS AND AC TIMING 14.1 Clock Specification	66 66 66 66
14.1.5 Definition for tJIT(cc)	67 67 67
14.2.1 Clock period jitter effects on core timing parameters	

14.2.1.2 Clock Cycle de-rating for core timing parameters	68
14.2.2 Clock jitter effects on Command/Address timing parameters	68
14.2.3 Clock jitter effects on Read timing parameters	69
14.2.3.1 tRPRE	69
14.2.3.2 tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)	69
14.2.3.3 tQSH, tQSL	
14.2.3.4 tRPST	
14.2.4 Clock jitter effects on Write timing parameters	69
14.2.4.1 tDS, tDH	69
14.2.4.2 tDSS, tDSH	69
14.2.4.3 tDQSS	70
14.3 LPDDR4 Refresh Requirements by Device Density	70
14.4 AC Timing	
14.5 CA Rx Voltage and Timing	76
14.6 DRAM Data Timing	79
14.7 DO Ry Voltage And Timing	82

SAMSUNG

s0015.park@samsung.com

1.0 COMPARISION BETWEEN LPDDR3 AND LPDDR4

	Items	LPDDR3	LPDDR4	
	CLK scheme	Differential (CLK/CLKB)	←	
	Data scheme	DDR Single-ended, Bi-Directional	←	
	DQS scheme	Differential (DQS/DQSB), Bi-Directional	←	
	ADD / CMD scheme	DDR	SDR	
	State Diagram	Refer to the Datasheet	Refer to the Datasheet	
	Command Truth Table	No support BST	Refer to the Datasheet	
	Data mask Truth Table	As is	←	
Feature	I/O Interface	HSUL_12	LVSTL_11	
	Burst Length	8	16, 32(OTF)	
	Burst Type	Sequential	←	
	No Wrap	No support	←	
	# of Bank per channel	8	←	
	Organization per channel	x16/x32	x16	
	Data Mask	Support (Write)	Support (Masked Write)	
	Refresh mode	Auto / Self Refresh	←	
	Masked Write	N/A	Support	
	DBI	N/A	Support	
	Row		Refer to the datasheet	
Addressing	Column Bank	Refer to the Datasheet (CA0 ~ CA9 1clock DDR based)	(4Gb per channel) (CA0 ~ CA5 4clock SDR based)	
	Refresh Requirements		baseu)	
	Speed bin [Mbps]	1600/1866	3200/3733	
	Read/Write latency	@samsung.co		
AC Parameter	Core Parameters			
, to randinate	IO Parameters	Refer to the Datasheet	Refer to the datasheet	
	CA / CS / Setup / Hold / Deratin			
	Data Setup / Hold / Deratin			
	PASR	Support	←	
	TCSR	Support	←	
	Deep Power Down	No Support	N/A	
Special Function	Configurable D/S	Support	←	
Special Function	ZQ Calibration	Support	←	
	DQ Calibration	Support ¹⁾	Refer to the datasheet	
F	CA Calibration	Support	←	
	Write Leveling	Support	←	
	VDD1 [V]	1.70 ~ 1.95	←	
Power Swark	VDD2 [V]	1.14 ~ 1.30	1.06 ~ 1.17	
Power Supply	VDDQ [V]	1.14 ~ 1.30	1.06 ~ 1.17	
	VDDCA [V]	1.14 ~ 1.30	N/A	
IDD Specification Parameters and Test	IDD Measurement Conditions	As is	BL16 based	
Conditions	IDD Specification	As is	Refer to the datasheet	
Temperature	General ['C]	-25 ~ 85	←	
		ļ		



		Items	LPDDR3	LPDDR4	
		w/ ZQ Calibration	As is	←	
		w/o ZQ Calibration	As is	←	
Pull-down Pull-up Characteristics		w/ V _{OH} Calibration	N/A	Support	
Pull-down P	uii-up Characteristics	w/o V _{OH} Calibration	N/A	Support	
		Temperature and Voltage Sensitivity	As is	←	
		RZQI-V Curve	As is	←	
	Input/Output C	Capacitance ¹⁾	Refer to the Datasheet	Refer to the Datasheet	
		VDD1 [V]	-0.4 ~ 2.3	←	
		VDD2 [V]	-0.4 ~ 1.6	-0.4 ~ 1.5	
		VDDQ [V]	-0.4 ~ 1.6	-0.4 ~ 1.5	
Absolute m	naximum DC ratings	VDDCA [V]	-0.4 ~ 1.6	N/A	
		VIN/VOUT [V]	-0.4 ~ 1.6	-0.4 ~ 1.5	
		Tstg ['C]	-55 ~ 125	←	
		Input leakage [uA]	As is	-2 ~ 2	
	AC/DC Logic Input Levels for Single-ended Signals	CA and CS pins	AC : VREF ± 0.150V / ± 0.135V (1600/1866) DC : VREF ± 0.10V/0.10V (1600/1866)	VREF(CA), Internal VREF	
		CKE pin	0.65×VDDCA ~ 0.35×VDDCA	AC: 0.75×VDD2 @ Min VDD2+0.2 @ Max DC: 0.65×VDD2 @ Min VDD2+0.2 @ Max	
		DQ pins	AC: VREF ± 0.15V/0.135V (1600/1866) DC: VREF ± 0.10V/0.10V (1600/1866)	VREF(DQ), Internal VREF	
		VREF_CA/DQ tolerance	0.49×VDDQ ~ 0.51×VDDQ	Internal VREF	
	AC/DC Logic Input Lev-	VIHdiff/VILdiff (AC/DC) tDVAC	As is	TBD	
Input/Output	els for Differential	VSEH/VSEL(AC)	WSanAs is Ung C	TBD	
Operating con- dition	Differential Input Cross Point Voltage	VIXCA/VIXDQ	As is	TBD	
	Slew Rate definitions for Differential	VILdiff /VIHdiff (Max/Min)	As is	TBD	
		VOHdiff / VOLdiff (AC)	As is	TBD	
	AC/DC Output levels for Differential	IOZ	As is	-5 ~ 5	
	Differential	MMPUPD	As is	TBD	
	Signal ended output	VOH/VOL(AC/DC)	As is	TBD	
	Slew	SRQse	As is	3.5 ~ 9.0	
	Differential Output Slew	VOHdiff/VOLdiff(AC)	As is	TBD	
	Dinerential Output Siew	SRQdiff	As is	7.0 ~ 18.0	
	Overshoot / Undershoot	Maximum Amplitude	As is	←	
	Oversition / Officersition	Maximum Area	VDD/VSS : 0.1[V-ns]	←	
	Dri	ver Output Timing	HSUL_12	LVSTL_11	

NOTE:

1) The parameter applies to both die and package.



LPDDR4 SDRAM SPECIFICATION

16G DDP = 32M x16DQ x8banks x2channels + 32M x16DQ x8banks x2channels 200FBGA, 10x15

2.0 KEY FEATURE


- Double-data rate architecture; two data transfers per clock cycle
- Bidirectional data strobes (DQS_t, DQS_c), These are transmitted/received with data to be used in capturing data at the receiver
- Differential clock inputs (CK_t and CK_c)
- Differential data strobes (DQS_t and DQS_c)
- · Commands & addresses entered positive CK edges; data and data mask referenced to both edges of DQS
- 2channel composition per die
- 8 internal banks for each channel
- DMI Pin: DBI (Data Bus Inversion) when normal write and read operation, Data mask (DM) for masked write when DBI off
- Counting # of DQ's 1 for masked write when DBI on
- Burst Length: 16, 32 (OTF)
- Burst Type: Sequential
- Read & Write latency : Refer to Table 47 LPDDR4 AC Timing Table
- · Auto Precharge option for each burst access
- · Configurable Drive Strength
- · Refresh and Self Refresh Modes
- · Partial Array Self Refresh and Temperature Compensated Self Refresh
- Write Leveling
- CA Calibration
- · Internal VREF and VREF training
- · FIFO based write/read training
- MPC (Multi Purpose Command)
- LVSTL (Low Voltage Swing Terminated Logic) IO
- VDD1/VDD2/VDDQ: 1.8V/1.1V/1.1V
- VSSQ Termination
- No DLL : CK to DQS is not synchronized
- Edge aligned data output, write training for data input center align
- Refresh rate : 3.9us



3.0 ORDERING INFORMATION


Part No.	Org.	Package	Temperature	Max Frequency	Interface
K4F6E304HB-MGCJ	2Ch. x16	10x15 200FBGA	Tc = -25 ~ 85°C	3733Mbps (tCK=0.536ns)	LVSTL_11

NOTE:1) 3733Mbps is backward compatible to 3200Mbps.



4.0 PACKAGE DIMENSION & PIN DESCRIPTION

4.1 LPDDR4 SDRAM Package Dimension



4.2 LPDDR4 SDRAM Package Ballout

	200Ball FBGA											
	1	2	3	4	5	6	7	8	9	10	11	12
Α	DNU	DNU	VSS	VDD2	ZQ0_a	NB	NB	ZQ1_a	VDD2	VSS	DNU	DNU
В	DNU	DQ0_a	VDDQ	DQ7_a	VDDQ	NB	NB	VDDQ	DQ15_a	VDDQ	DQ8_a	DNU
С	VSS	DQ1_a	DMI0_a	DQ6_a	VSS	NB	NB	VSS	DQ14_a	DMI1_a	DQ9_a	VSS
D	VDDQ	VSS	DQS0_t_a	VSS	VDDQ	NB	NB	VDDQ	VSS	DQS1_t_a	VSS	VDDQ
E	VSS	DQ2_a	DQS0_c_a	DQ5_a	VSS	NB	NB	VSS	DQ13_a	DQS1_c_a	DQ10_a	VSS
F	VDD1	DQ3_a	VDDQ	DQ4_a	VDD2	NB	NB	VDD2	DQ12_a	VDDQ	DQ11_a	VDD1
G	VSS	ODT_CA_a ¹⁾	VSS	VDD1	VSS	NB	NB	VSS	VDD1	VSS	DNU	VSS
Н	VDD2	CA0_a	CS1_a	CS0_a	VDD2	NB	NB	VDD2	CA2_a	CA3_a	CA4_a	VDD2
J	VSS	CA1_a	VSS	CKE0_a	CKE1_a	NB	NB	CK_t_a	CK_c_a	VSS	CA5_a	VSS
K	VDD2	VSS	VDD2	VSS	DNU	NB	NB	DNU	VSS	VDD2	VSS	VDD2
L	NB	NB	NB	NB	NB	NB	NB	NB	NB	NB	NB	NB
M	NB	NB	NB	NB	NB	NB	NB	NB	NB	NB	NB	NB
N	VDD2	VSS	VDD2	VSS	DNU	NB	NB	DNU	VSS	VDD2	VSS	VDD2
P	VSS	CA1_b	VSS	CKE0_b	CKE1_b	NB	NB	CK_t_b	CK_c_b	VSS	CA5_b	VSS
R	VDD2	CA0_b	CS1_b	CS0_b	VDD2	NB	NB	VDD2	CA2_b	CA3_b	CA4_b	VDD2
T	VSS	ODT_CA_b ¹⁾	VSS	VDD1	VSS	NB	NB	VSS	VDD1	VSS	RESET_n	VSS
U	VDD1	DQ3_b	VDDQ	DQ4_b	169225	narl	(NB S	VDD2	DQ12_b	VDDO	DQ11_b	VDD1
V	VSS	DQ2_b	DQS0_c_b	DQ5_b	VSS	NB	NB	VSS	DQ13_b	DQS1_c_b	DQ10_b	VSS
w	VDDQ	VSS	DQS0_t_b	VSS	VDDQ	NB	NB	VDDQ	VSS	DQS1_t_b	VSS	VDDQ
Υ	VSS	DQ1_b	DMI0_b	DQ6_b	VSS	NB	NB	VSS	DQ14_b	DMI1_b	DQ9_b	VSS
AA	DNU	DQ0_b	VDDQ	DQ7_b	VDDQ	NB	NB	VDDQ	DQ15_b	VDDQ	DQ8_b	DNU
AB	DNU	DNU	VSS	VDD2	VSS	NB	NB	VSS	VDD2	VSS	DNU	DNU

[Top View]

Channel A	Channel B
Power	Ground
ODT	RESET_n
ZQ	NB
DNU	

1) In case ODT function is not used, ODT pin should be considerd as NC.

ODT will be connected to rank 0. The ODT Input to rank 1 (if 2nd rank is present) will be connected to ground in the package.



4.3 PAD DEFINITION AND DESCRIPTION

Pin Name	Pin Function Channel-A
CK_t_a, CK_c_a	System Differential Clock
CKE0_a, CKE1_a	Clock Enable
CS0_a, CS1_a	Chip Select
CA[5:0]_a	DDR Command / Address Inputs
DMI[1:0]_a	Input Data Inversion
DQS[1:0]_t_a	Data Strobe Bi-directional
DQS[1:0]_c_a	Data Strobe Complementary
DQ[15:0]_a	Data Inputs / Outputs
ODT_CA_a	On die termination
ZQ0_a, ZQ1_a	Reference Pin for Output Driver Strength Calibration

Pin Name	Pin Function Channel-B
CK_t_b, CK_c_b	System Differential Clock
CKE0_b, CKE1_b	Clock Enable
CS0_b, CS1_b	Chip Select
CA[5:0]_b	DDR Command / Address Inputs
DMI[1:0]_b	Input Data Inversion
DQS[1:0]_t_b	Data Strobe Bi-directional
DQS[1:0]_c_b	Data Strobe Complementary
DQ[15:0]_b	Data Inputs / Outputs
ODT_CA_b	On die termination
RESET_n	RESET


Pin Name	Pin Function Common
DNU	Do Not Use

Pin Name	Pin Function Common
VDD1	Core Power Supply 1
VDD2	Core Power Supply 2
VDDQ	I/O Power Supply
VSS	Ground



s0015.park@samsung.com

4.4 FUNCTIONAL BLOCK DIAGRAM



s0015.park@samsung.com

4.5 LPDDR4 Pad Definition and Description

[Table 1] Pad Definition and Description

Name	Type	Description
CK_t_A CK_c_A CK_t_B CK_c_B	Input	Clock: CK_t and CK_c are differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c. AC timings for CA parameters are referenced to CK. Each channel (A & B) has its own clock pair.
CKE0_A, CKE1_A CKE0_B, CKE1_B	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock circuits, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is part of the command code. Each channel (A & B) has its own CKE signal.
CS0_A, CS1_A CS1_B, CS1_B	Input	Chip Select: CS is part of the command code. Each channel (A & B) has its own CS signal.
CA[5:0]_A CA[5:0]_B	Input	Command/Address Inputs: CA signals provide the Command and Address inputs according to the Command Truth Table. Each channel (A & B) has its own CA signals.
ODT_CA_A ODT_CA_B	Input	CA ODT Control: The ODT_CA pin is used in conjunction with the Mode Register to turn on/off the On-Die-Termination for CA pins.
DQ[15:0]_A DQ[15:0]_B	I/O	Data Inputs/Outputs: Bi-directional data bus
DQS[1:0]_t_A DQS[1:0]_c_A DQS[1:0]_t_B DQS[1:0]_c_B	I/O	Data Strobe: DQS_t and DQS_c are bi-directional differential output clock signals used to strobe data during a READ or WRITE. The Data Strobe is generated by the DRAM for a READ and is edge-aligned with Data. The Data Strobe is generated by the Memory Controller for a WRITE and must arrive prior to Data. Each byte of data has a Data Strobe signal pair. Each channel (A & B) has its own DQS strobes.
DMI[1:0]_A DMI[1:0]_B	I/O	Data Mask Inversion: DMI is a bi-directional signal which is driven HIGH when the data on the data bus is inverted, or driven LOW when the data is in its normal state. Data Inversion can be disabled via a mode register setting. Each byte of data has a DMI signal. Each channel (A & B) has its own DMI signals. This signal is also used along with the DQ signals to provide write data masking information to the DRAM. The DMI pin function - Data Inversion or Data mask - depends on Mode Register setting.
ZQ	Reference	Calibration Reference: Used to calibrate the output drive strength and the termination resistance. There is one ZQ pin per die. The ZQ pin shall be connected to VDDQ through a $240\Omega \pm 1\%$ resistor.
VDDQ,VDD1, VDD2	Supply	Power Supplies: Isolated on the die for improved noise immunity.
V _{SS} , V _{SSQ}	GND	Ground Reference: Power supply ground reference.
RESET_n	Input	RESET: When asserted LOW, the RESET_n signal resets both channels of the die.



5.0 FUNCTIONAL DESCRIPTION

LPDDR4-SDRAM is a high-speed synchronous DRAM device internally configured as 2-channel and 8-bank per channel memory that is up to 16Gb density. The configuration for the device density that is greater than 16Gb is still TBD¹⁾.

This device contains the following number of bits:

8Gb has 8,589,934,592 bits

LPDDR4 devices use a 2 or 4 clocks architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 6-bit CA bus contains command, address, and bank information. Each command uses 1, 2 or 4 clock cycle, during which command information is transferred on the positive edge of the clock. See command truth table for details.

These devices use a double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is essentially an 16n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR4 SDRAM effectively consists of a single 16n-bit wide, one clock cycle data transfer at the internal DRAM core and eight corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins. Read and write accesses to the LPDDR4 SDRAMs are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Activate command, which is then followed by a Read, Write or Mask Write command. The address and BA bits registered coincident with the Activate command are used to select the row and the Bank to be accessed. The address bits registered coincident with the Read, Write or Mask Write command are used to select the Bank and the starting column location for the burst access.

Prior to normal operation, the LPDDR4 SDRAM must be initialized. The following section provides detailed information covering device initialization, register definition, command description and device operation.

NOTE:

1) As of publication of this document, under discussion by the formulating committee.

5.1 LPDDR4 SDRAM ADDRESSING

[Table 2] LPDDR4 SDRAM Addressing

	Items	8Gb
	Memory Density (per Die)	8Gb
	Memory Density (per channel)	4Gb
	Configuration	32Mb x 16DQ x 8 banks x 2 channels
	Number of Channels (per die)	2
	Number of Banks (per channel)	8
(Channel Density (Bits per channel)	4,294,967,296
	Total Density (Bits per die)	8,589,934,592
	Bank Addresses	BA0-BA2
	t _{REFI} (us) ²⁾	3.9
x16	Row Addresses 3)	R0-R14
λ10	Column Addresses 1), 3)	C0-C9

- 1) The lower two column addresses (C0-C1) are assumed to be "zero" and are not transmitted on the CA bus.
- 2) t_{RFFI} values for all bank refresh is Tc = -25~85°C, Tc means Operating Case Temperature.
- 3) Row and Column Address values on the CA bus that are not used for a particular density be at valid logic levels
- 4) For non binary memory densities, only half of the row address space is valid. When the MSB address bit is "HIGH", then the MSB 1 address bit must be "LOW".



5.2 Simplified LPDDR4 State Diagram

LPDDR4-SDRAM state diagram provides a simplified illustration of allowed state transitions and the related commands to control them. For a complete definition of the device behavior, the information provided by the state diagram should be integrated with the truth tables and timing specification.

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the banks.

For the command definition, see datasheet of [Command Definition & Timing Diagram]




Figure 1. LPDDR4: Simplified Bus Interface State Diagram-1






Figure 2. LPDDR4: Simplified Bus Interface State Diagram -2

- 1) From the Self-Refresh state the device can enter Power-Down, MRR, MRW, or MPC states. See the section on Self-Refresh for more information.
- 2) In IDLE state, all banks are pre-charged
- 3) In the case of a MRW command to enter a training mode, the state machine will not automatically return to the IDLE state at the conclusion of training. See the applicable training section for more information.
- 4) In the case of a MPC command to enter a training mode, the state machine may not automatically return to the IDLE state at the conclusion of training. See the applicable training section for more information.
- 5) This simplified State Diagram is intended to provide an overview of the possible state transitions and the commands to control them. In particular, situations involving more than one bank, the enabling or disabling of on-die termination, and some other events are not captured in full detail.
 6) States that have an "automatic return" and can be accessed from more than one prior state (Ex. MRW from either Idle or Active states) will return to the state from when they
- 6) States that have an "automatic return" and can be accessed from more than one prior state (Ex. MRW from either Idle or Active states) will return to the state from when they were initiated (Ex. MRW from Idle will return to Idle).
- 7) The RESET_n pin can be asserted from any state, and will cause the SDRAM to go to the Reset State. The diagram shows RESET applied from the Power-On as an example, but the Diagram should not be construed as a restriction on RESET_n.



5.3 Mode Register Definition

5.3.1 Mode Register Assignment and Definition in LPDDR4 SDRAM

Table 3 shows the mode registers for LPDDR4 SDRAM. Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written. A Mode Register Read command is used to read a mode register. A Mode Register Write command is used to write a mode register.

[Table 3] Mode Register Assignment in LPDDR4 SDRAM

MR#	MA <5:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
0	00 _H	Device Info.	R	CATR	(RI	=U)	RZ	ZQI	(R	FU)	Refresh mode			
1	01 _H	Device Feature 1	W	RPST0		nWR0		RD- PRE0	WR- PRE0		L			
•	• н	Device Feature F	VV	RPST1		nWR1		RD- PRE1	WR- PRE1		· L			
2	02 _H	Device Feature 2	W	WR Lev	WL Select0		WL0		RL0					
					Select1		WL1							
3	03 _H	I/O Configuration-1	W		DBI-RD1		PDDS0 PDDS1		PPR Pro- tection		PU-CAL0 PU-CAL1			
4	04 _H	Refresh Rate	R/W	TUF	Therma	al Offset	PPRE	(RFU)	F	Refresh Ra	te			
5	05 _H	Basic Configuration-1	R			LP	DDR4 Ma	nufacturer	·ID					
6	06 _H	Basic Configuration-2	R				Revision	on ID-1						
7	07 _H	Basic Configuration-3	R				Revision	on ID-2						
8	08 _H	Basic Configuration-4	R	1/0 \	width		Der	nsity		Ту	ре			
9	09 _H	Test Mode	W			Vend	dor Specifi	c Test Reg	gister	1				
10	0A _H	IO Calibration	W		JC		(RFU)	U			ZQ- RESET			
11	0B _H	ODT Feature	00W 5	(RFU)		CA ODT0	SILIN	(RFU)		DQ ODT0				
12	0CH	VREF(ca) Setting/Range	R/W	(RFU)	VR-CA0			VRE	=0(ca) =1(ca)					
13	0D _H	CBT,RPT,VRO,VRCG, RRO, DM_DIS,FSP- WR,FSP-OP	W	(RFU)	FSP-WR	DM_DIS	RRO	VRCG	VRO	RPT	СВТ			
		VP==// \ 0 #/ /P	5.44	(RFU)	VR-DQ0			V _{REF}	F0(DQ)					
14	0E _H	VREF(dq) Setting/Range	R/W	(RFU)	VR-DQ1									
15	0F _H	Lower-Byte Invert for DQ Calibration	W		Lo	wer-Byte	r-Byte Invert Register for DQ Calibration							
16	10 _H	PASR_Bank	W				PASR Ba	ank Mask						
17	11 _H	PASR_Segment	W			I	PASR Seg	ment Mas	k					
18	12 _H	IT-LSB	R			DC	S Oscillate	or Count-L	.SB					
19	13 _H	IT-MSB	R			DQ	S Oscillate	or Count-N	1SB					
20	14 _H	Upper-Byte Invert for DQ Calibration	W		Uŗ	oper-Byte	ister for D	Q Calibrat	ion					
21	15 _H	RFU	N/A				(RI	=U)						
22	16 _H	ODT Feature	W	(RI	FU)	ODTD- CA0	ODTE- CS0	ODTE- CK0		SoC ODTO)			
				(RI	FU)	ODTD- CA1	ODTE- CS1	ODTE- CK1		SoC ODT1				
23	17 _H	DQS interval timer run time	W			DQS ir	iterval time	er run time						
24	18 _H	TRR	R/W	TRR Mode	TR	R Mode B	An	Unlim- ited MAC		MAC Value	.			
25	19 _H	PPR Resource	R	Bank 7	Bank 6	Bank 5	Bank 4	Bank 3	Bank 2	Bank 1	Bank 0			
				Mode		1	i	ited MAC	Bank		MAC Value 2 Bank 1 B			



MR#	MA <5:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0				
26:31	1A _H : 1F _H	RFU	RFU N/A Reserved for Future Use												
32	20 _H	DQ Calibration Pattern A	W	DQ Calibration Pattern "A" (default = 5AH)											
33:39	21 _H ~27 _H	(Do Not Use)	NA				Do No	ot Use							
40	28 _H	DQ Calibration Pattern B	W	DQ Calibration Pattern "B" (default = 3CH)											
41:47	29 _H ~2F _H	(Do Not Use)	NA	Do Not Use											
48:63	30 _H ~3F _H	RFU	NA	(RFU)											

Applied when FSP = 0
Applied when FSP = 1

- 1) RFU bits shall be set to '0' during writes.
- 2) RFU bits shall be read as '0' during reads.
- 3) All mode registers that are specified as RFU or write-only shall return undefined data when read and DQS_t, DQS_c shall be toggled.
 4) All mode registers that are specified as RFU shall not be written.
- 5) Writes to read-only registers shall have no impact on the functionality of the device.



MR0_Device Information (MA<5:0> = 00_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
CATR	(RI	=U)	RZ	ZQI	(RI	=U)	Refresh mode

Function	Register Type	Operand	Data	Notes
Refresh mode		OP[0]	0_B: Both legacy & modified refresh mode supported1_B: Only modified refresh mode supported	
RZQI (Built-in Self-Test for RZQ)	Read-only	OP[4:3]	 00_B: RZQ self-test not supported 01_B: ZQ-pin may connect to V_{SSQ} or float 10_B: ZQ-pin may short to V_{DDQ} 11_B: ZQ-pin self test completed, no error condition detected (ZQ-pin may not connect to V_{SSQ} or float, nor short to V_{DDQ}) 	1,2,3,4
CATR (CA Terminating Rank)		OP[7]	0_B: CA for this rank is not terminated1_B: CA for this rank can be terminated	5

NOTE:

- 1) RZQI, if supported, will be set upon the completion of the MRW ZQ Initialization Calibration command.
- 2) If the ZQ-pin is connected to VSSQ to set default calibration, OP[4:3] shall be set to 01_B. If the ZQ-pin is not connected to VSSQ, either OP[4:3] = 01_B or OP[4:3] = 10_B might indicate a ZQ-pin assembly error. It is recommended that the assembly error is corrected.
- 3) In the case of possible assembly error, the LPDDR4-SDRAM device will default to factory trim settings for RON, and will ignore ZQ calibration commands. In either case, the device may not function as intended.
- 4) In ZQ self-test returns OP[4:3] = 11_B , the device has detected a resistor connected to the ZQ pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e $240-\Omega$ +/- 1%).
- 5) OP[7] is set at power-up, according to the state of the CA-ODT pad on the die and the state of MR11 OP[7]. If the CA ODT pad is tied LOW, then the die will not terminate the CA bus and MR12 OP[7]=0_B, regardless of the state of ODTECA (MR11 OP[7]). If the CA-ODT pad is tied HIGH and ODTE-CA is enabled (MR11 OP[7]=1_B), then this bit will be set (MR0 OP[7]=1_B) and the die will terminate the CA bus.



s0015.park@samsung.com



MR1_Device Feature 1 (MA $<5:0> = 01_H$) :

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
RPST	nWR (for AP)		P)	RD-PRE	WR-PRE	В	BL

Function	Register Type	Operand	Data	Notes
BL (Burst Length)		OP[1:0]	00 _B : BL=16 Sequential (default) 01 _B : BL=32 Sequential 10 _B : BL=16 or 32 Sequential (on-the-fly) All others: Reserved	1,5,6
WR-PRE (WR Pre-amble Length)		OP[2]	0 _B : Reserved 1 _B : WR Pre-amble = 2×tCK	5,6
RD-PRE (RD Pre-amble Type)		OP[3]	0 _B : RD Pre-amble = Static (default) 1 _B : RD Pre-amble = Toggle	3,5,6
nWR (Write-Recovery for Auto- Pre-charge commands)	Write-only	OP[6:4]	000 _B : nWR = 6 (default) 001 _B : nWR = 10 010 _B : nWR = 16 011 _B : nWR = 20 100 _B : nWR = 24 101 _B : nWR = 30 110 _B : nWR = 34 111 _B : nWR = 40	2,5,6
RPST (RD Post-Amble Length)		OP[7]	0 _B : RD Post-amble = 0.5×tCK (default) 1 _B : RD Post-amble = 1.5×tCK	4,5,6

NOTE:

- 1) Burst length on-the-fly can be set to either BL=16 or BL=32 by setting the "BL" bit in the command operands. See the Command Truth Table.

 2) The programmed value of nWR is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Pre-charge operation after a Write burst with AP (auto-pre-charge) enabled. See Table, "Frequency Ranges for RL, WL, and nWR Settings" later in this section.

 3) For Read operations this bit must be set to select between a "toggling" pre-amble and a "Non-toggling" pre-amble. See the Read Preamble and Postamble section in Opera-
- tion timing for a drawing of each type of pre-amble.
- 4) OP[7] provides an optional READ post-amble with an additional rising and falling edge of DQS_t. The optional postamble cycle is provided for the benefit of certain memory
- 5) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.

 6) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

Frequency Ranges for RL, WL, and nWR Settings

Read L	atency	Write L	atency			Lower Clock Fre-	Upper Clock Fre-		
No DBI	w/ DBI	Set "A"	Set "B"	nWR	nRTP	quency Limit (Greater than)	quency Limit (Same or less than)	Units	Notes
6	6	4	4	6	8	10	266		
10	12	6	8	10	8	266	533		
14	16	8	12	16	16 8 533		800		
20	22	10	18	20	8	800	1066	NAL 1-	400450
24	28	12	22	24	10	1066	1333	MHz	1,2,3,4,5,6
28	32	14	26	30	12	1333	1600		
32	36	16 30 34 14 1600		1600	1866				
36	40	40 18 34 40 16 1866		1866	2133				

- 1) The LPDDR4-SDRAM device should not be operated at a frequency above the Upper Frequency Limit, or below the Lower Frequency Limit, shown for each RL, WL, nRTP, or nWR value.
- 2) DBI for Read operations is enabled in MR3 OP[6]. When MR3 OP[6]=0B, then the "No DBI" column should be used for Read Latency. When MR3 OP[6]=1B, then the "w/DBI" column should be used for Read Latency.
- 3) Write Latency Set "A" and Set "B" is determined by MR2 OP[6]. When MR2 OP[6]=0_R, then Write Latency Set "A" should be used. When MR2 OP[6]=1_B, then Write Latency Set "B" should be used.
- 4) The programmed value of nRTP is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Pre-charge operation after a Read burst with AP (auto-pre-charge). It is determined by RU(tRTP/tCK).
- 5) The programmed value of nWR is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Pre-charge operation after a Write burst with AP (auto-pre-charge). It is determined by RU(tWR/tCK).
 6) nRTP shown in this table is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a pre-charge.



[Table 4] Burst Sequence for READ

D.	БТ	0.4	00	00	04	-00										E	Burs	t Cy	cle I	Num	ber	and	Bur	st A	ddre	ss S	equ	enc	е									
BL	ВТ	C4	C3	C2	C1	C0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
		٧	0 _B	0 _B	0 _B	0 _B	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F																
10		٧	0 _B	1 _B	0 _B	0 _B	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3																
16	seq	٧	1 _B	0 _B	0 _B	0 _B	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7																
		٧	1 _B	1 _B	0 _B	0 _B	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В																
		0 _B	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F				
		0 _B	0 _B	1 _B	0 _B	0 _B	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13
		0 _B	1 _B	0 _B	0 _B	0 _B	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17
20		0 _B	1 _B	1 _B	0 _B	0 _B	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B
32	seq	1 _B	0 _B	0 _B	0 _B	0 _B	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
		1 _B	0 _B	1 _B	0 _B	0 _B	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3
		1 _B	1 _B	0 _B	0 _B	0 _B	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7
		1 _B	1 _B	1 _B	0 _B	0 _B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В

- 1) C0-C1 are assumed to be '0', and are not transmitted on the command bus. 2) The starting burst address is on 64-bit (4n) boundaries.

[Table 5] Burst Sequence for Write

BL	ВТ	C4	C3	C 2	C1	CO										E	Burs	t Cy	cle N	Num	ber a	and	Bur	st A	ddre	ss S	equ	ence)									
DL	ы	C4	Co	C2	C1	C	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
16	seq	٧	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	O	О	П	F																
32	seq	0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F

- NOTE:
 1) C0-C1 are assumed to be '0', and are not transmitted on the command bus.
 2) The starting address is 256-bit (16n) boundaries for Burst length 16.
 3) The starting address is 512-bit (32n) boundaries for Burst length 32.
 4) C2-C3 shall be set to '0' for all Write operations.



MR2_Device Feature 2 (MA<5:0> = 02_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
WR Lev	WLS		WL			RL	

Function	Register Type	Operand	Data	Notes
			RL & nRTP for DBI-RD Disabled (MR3 OP[6]=0 _B)	
			000 _B : RL=6, nRTP=8 (Default)	
			001 _B : RL=10, nRTP=8	
			010 _B : RL=14, nRTP=8	
			011_B : RL=20, nRTP=8	
			100 _B : RL=24, nRTP=10	
			101 _B : RL=28, nRTP=12	
			110 _B : RL=32, nRTP=14	
RL			111_B : RL=36, nRTP=16	
(Read latency)		OP[2:0]		1,3,4
			RL & nRTP for DBI-RD Enabled (MR3 OP[6]=1 _B)	
			000 _B : RL= 6, nRTP=8	
			001_B : RL= 12, nRTP=8	
1			010_B : RL= 16, nRTP=8	
			011_B : RL= 22, nRTP=8	
			100 _B : RL= 28, nRTP=10	
			101 _B : RL= 32, nRTP=12	
			110 _B : RL= 36, nRTP=14	
			111 _B : RL= 40, nRTP=16	
			WL Set "A" (MR2 OP[6]=0 _B)	
	Write only		000 _B : WL=4 (Default)	
	Write only		001 _B : WL=6	
			010 _B : WL=8	
			011 _B : WL=10 rk@samsung_com	
			100B. 112	
			101 _B : WL=14	
			110_B : WL=16	
WL			111_B : WL=18	
(Write latency)		OP[5:3]		1,3,4
			WL Set "B" (MR2 OP[6]=1 _B)	
			000 _B : WL=4	
			001 _B : WL=8	
			010 _B : WL=12	
			011 _B : WL=18	
			100 _B : WL=22	
			101 _B : WL=26 110 _B : WL=30	
	_		111 _B : WL=34	
WLS		OP[6]	0 _B : WL Set "A" (default)	1,3,4
(Write latency set)			1 _B : WL Set "B"	1,0,1
WR Leveling		OP[7]	0 _B : Disabled (default)	
VVIX LEVEIIIIG		Or[/]	1 _B : Enabled	2

- 1) See Latency Code Frequency Table for allowable frequency ranges for RL/WL/nWR/nRTP.
- 2) After a MRW to set the Write Leveling Enable bit (OP[7]=1_B), the LPDDR4-SDRAM device remains in the MRW state until another MRW command clears the bit (OP[7]=0_B). No other commands are allowed until the Write Leveling Enable bit is cleared.
- 3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 4) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.



MR3_I/O Configuration 1 (MA<5:0> = 03_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
DBI-WR	DBI-RD		PDDS		PPRP	WR PST	PU-CAL

Function	Register Type	Operand	Data	Notes
PU-Cal (Pull-up Calibration Point)		OP[0]	0 _B : V _{DDQ} /2.5 1 _B : V _{DDQ} /3 (default)	1,4
WR PST (WR Post-Amble Length)		OP[1]	0 _B : WR Post-amble = 0.5×tCK (default) 1 _B : WR Post-amble = 1.5×tCK (Vendor specific function)	2,3,5
Post Package Repair Protection		OP[2]	0_B: PPR protection disabled (default)1_B: PPR protection enabled	6
PDDS (Pull-Down Drive Strength)	Write only	OP[5:3]	000 _B : RFU 001 _B : RZQ/1 010 _B : RZQ/2 011 _B : RZQ/3 100 _B : RZQ/4 101 _B : RZQ/5 110 _B : RZQ/6 (default) 111 _B : Reserved	1,2,3
DBI-RD (DBI-Read Enable)		OP[6]	0 _B : Disabled (default) 1 _B : Enabled	2,3
DBI-WR (DBI-Write Enable)		OP[7]	0 _B : Disabled (default) 1 _B : Enabled	2,3

- 1) All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.
- and temperature vary.

 2) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.

 3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

 4) PU-CAL setting is required as the same value for both CHA and CHB before issuing ZQ Cal start command.

 5) Refer to the supplier data sheet for vender specific function. 1.5xtCK apply > 1.6GHz clock.

 6) If MR3 OP[2] is set to 1b then PPR protection mode is enabled. The PPR Protection bit is a sticky bit and can only be set to 0b by a power on reset.

 MR4 OP[4] controls entry to PPR Mode. If PPR protection is enabled then DRAM will not allow writing of 1 to MR4 OP[4].

- MR4 OP[4] controls entry to PPR Mode. If PPR protection is enabled then DRAM will not allow writing of 1 to MR4 OP[4].



MR4_Refresh rate (MA<5:0> = 04_H)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
TUF	Thermal Offset		PPRE	(RFU)	F	Refresh Rat	e

Function	Register Type	Operand	Data	Notes
Refresh Rate	Read-only	OP[2:0]	000 _B : SDRAM Low temperature operating limit exceeded 001 _B : 4x refresh 010 _B : 2x refresh 011 _B : 1x refresh (default) 100 _B : 0.5x refresh 101 _B : 0.25x refresh, no de-rating 110 _B : 0.25x refresh, with de-rating 111 _B : SDRAM High temperature operating limit exceeded	1,2,3,4 7,8,9
PPRE (Post-package repair entry/exit)	Write-only	OP[4]	0 _B : Exit PPR mode (default) 1 _B : Enter PPR mode	5,9
Thermal Offset (Vender Specific Function)	Write-only	OP[6:5]	00 _B : No offset, 0~5°C gradient (default) 01 _B : 5°C offset, 5~10°C gradient 10 _B : 10°C offset, 10~15°C gradient 11 _B : Reserved	10
TUF (Temperature Update Flag)	Read-only	OP[7]	0_B: No change in OP[2:0] since last MR4 read (default)1_B: Change in OP[2:0] since last MR4 read	6,7,8

NOTE:

- 1) The refresh rate for each MR4 OP[2:0] setting applies to tREFI, tREFIpb and tREFW. OP[2:0]=011_B corresponds to a device temperature of 85°C. Other values require either a longer (2x, 4x) refresh interval at lower temperatures, or a shorter (0.5x, 0.25x) refresh interval at higher temperatures. If OP[2]=1_B, the device temperature is greater than 85°C.
- 2) At higher temperatures (>85°C), AC timing de-rating may be required. If de-rating is required the LPDDR4-SDRAM will set OP[2:0]=110_B. See de-rating timing requirements in the AC Timing section.
- 3) DRAM vendors may or may not report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that their device will work at any temperature within the range using the refresh interval requested by their device.
- 4) The device may not operate properly when OP[2:0]=000_B or 111_B.
- 5) Post-package repair can be entered or exited by writing to OP[4].
- 6) When OP[7]=1_B, the refresh rate reported in OP[2:0] has changed since the last MR4 read. A mode register read from MR4 will reset OP[7] to '0'.
- 7) $OP[7]=0_B$ at power-up. OP[2:0] bits are undefined at power-up.
- 8) See the section on "Temperature Sensor" for information on the recommended frequency of reading MR4.
- 9) OP[6:4] bits that can be written in this register. All other bits will be ignored by the DRAM during a MRW to this register.
- 10) Refer to the supplier data sheet for vender specific function.

MR5_Basic Configuration 1 (MA $<5:0> = 05_H$):

OP7 OP6		OP5	OP4	OP3	OP2	OP1	OP0				
LPDDR4 Manufacturer ID											

Function	Register Type	Operand	Data	Notes
LPDDR4 Manufacturer ID	Read-only	OP[7:0]	0000 0001 _B : Samsung	

MR6_Basic Configuration 2 (MA<5:0> = 06_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0										
			Revision	on ID-1			Revision ID-1										

Function	Register Type	Operand	Data	Notes
LPDDR4 Revision ID-1	Read-only	OP[7:0]	0000 0101 _B : F-version	1

NOTE:

1) MR6 is vendor specific.



MR7_Basic Configuration 3 (MA<5:0> = 07_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0					
	Revision ID-2											

Function	Register Type	Operand	Data	Notes
LPDDR4 Revision ID-2	Read-only	OP[7:0]	0000 0000 _B : A-version	1

NOTE:

MR8_Basic Configuration 4 (MA<5:0> = 08_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
I/O width		Der	nsity		Ту	ре	

Function	Register Type	Operand	Data	Notes
Туре		OP[1:0]	00 _B : S16 SDRAM (16n pre-fetch)	
Туре		OF[1.0]	All Others: Reserved	
			0000 _B : 4Gb per die (2Gb per channel)	
		OP[5:2]	0001 _B : 6Gb per die (3Gb per channel)	
	Read-only		0010 _B : 8Gb per die (4Gb per channel)	
Density	i Neau-Oilly		0011 _B : 12Gb per die (6Gb per channel)	
Deligity			0100 _B : 16Gb per die (8Gb per channel)	
			0101 _B : 24Gb per die (12Gb per channel)	
			0110 _B : 32Gb per die (16Gb per channel)	
			All Others: Reserved	
I/O width		OP[7:6]	00 _B : x16 (per channel)	
"O WIGHT		O1 [7.0]	All Others : Reserved	

MR9_Test Mode (MA<5:0> = 09_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
		Ven	dor-specifi	c Test Regi	ster		3.0

NOTE:

MR10_IO Calibration (MA<5:0> = $0A_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			(RFU)				ZQ- Reset

Function	Register Type	Operand	Data	Notes
ZQ-Reset	Write-only	OP[0]	0 _B : Normal Operation (Default) 1 _B : ZQ Reset	1,2



¹⁾ MR7 is vendor specific.

¹⁾ Only 00_H should be written to this register.

¹⁾ See the AC Timing tables for calibration latency and timing
2) If the ZQ-pin is connected to V_{DDQ} through RZQ, either the ZQ calibration function or default calibration (via ZQ-Reset) is supported. If the ZQ-pin is connected to V_{SS}, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.

MR11_ODT Feature (MA<5:0> = $0B_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
(RFU)		CA ODT		(RFU)		DQ ODT	

Function	Register Type	Operand	Data	Notes
DQ ODT (DQ Bus Receiver On- Die-Termination)	Write only	OP[2:0]	000 _B : Disable (Default) 001 _B : RZQ/1 010 _B : RZQ/2 011 _B : RZQ/3 100 _B : RZQ/4 101 _B : RZQ/5 110 _B : RZQ/6 111 _B : RFU	1,2,3
CA ODT (CA Bus Receiver On- Die-Termination)	- Write-only	OP[6:4]	000 _B : Disable (Default) 001 _B : RZQ/1 010 _B : RZQ/2 011 _B : RZQ/3 100 _B : RZQ/4 101 _B : RZQ/5 110 _B : RZQ/6 111 _B : RFU	1,2,3

- 1) All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re.calibration may be required as voltage
- and temperature vary.

 2) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.





$MR12_{V_{REF(CA)}}$ Setting/Range (MA<5:0> = 0C_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
(RFU)	VR-CA			V _{REI}	F(CA)		

Function	Register Type	Operand	Data	Notes
V _{REF(CA)} (V _{REF(CA)} Setting)	Read/Write	OP[5:0]	000000 _B : Thru . 110010 _B : See table below All Others: Reserved	1,2,3,5 ,6
VR-CA (V _{REF(CA)} Range)		OP[6]	0 _B : V _{REF(CA)} Range[0] enabled 1 _B : V _{REF(CA)} Range[1] enabled (default)	1,2,4,5 ,6

NOTE:

- 1) This register controls the V_{REF(CA)} levels for Frequency-Set-Point Operation Mode MR13 OP[7]. Values from either VR(ca)[0] or VR(ca)[1] may be selected by setting OP[6] appropriately
- 2) A read to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.

 3) A write to OP[5:0] sets the internal V_{REF(CA)} level for FSP[0] when MR13 OP[6]=0_B, or sets FSP[1] when MR13 OP[6]=1_B. The time required for V_{REF(CA)} to reach the set level depends on the step size from the current level to the new level. See the section on $V_{\mathsf{REF}(\mathsf{CA})}$ training for more information.
- 4) A write to OP[6] switches the LPDDR4-SDRAM between two internal V_{REF(CA)} ranges. The range (Range[0] or Range[1]) must be selected when setting the V_{REF(CA)} regis-
- ter. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.

 5) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 6) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

[Table 6] V_{REF} Settings for Range[0] and Range[1]

Function	Operand	Range[0	Values (%of V _{DD2})	Range[1] Val	ues (%of V _{DD2})	Notes
		000000 _B : 10.0%	011010_B : 20.4%	000000 _B : 22.0%	011010_B : 32.4%	
		000001 _B : 10.4%	011011 _B : 20.8%	000001 _B : 22.4%	011011 _B : 32.8%	
		000010 _B : 10.8%	011100 _B : 21.2%	000010 _B : 22.8%	011100 _B : 33.2%	
		000011 _B : 11.2%	011101 _B : 21.6%	000011 _B : 23.2%	011101 _B : 33.6%	
		000100_B : 11.6%	011110 _B : 22.0%	000100 _B : 23.6%	011110 _B : 34.0%	
		000101_B : 12.0%	011111_B : 22.4%	000101_B : 24.0%	011111_B : 34.4%	
		000110_B : 12.4%	100000 _B : 22.8%	000110 _B : 24.4%	100000 _B : 34.8%	
		000111_B : 12.8%	100001 _B : 23.2%	000111_B : 24.8%	100001 _B : 35.2%	
		001000_B : 13.2%	100010 _B : 23.6%	001000_B : 25.2%	100010 _B : 35.6%	
		001001_B : 13.6%	100011_B : 24.0%	001001_B : 25.6%	100011 _B : 36.0%	
		001010_B : 14.0%	100100 _B : 24.4%	001010_B : 26.0%	100100_B : 36.4%	
		001011_B : 14.4%	100101 _B : 24.8%	001011_B : 26.4%	100101 _B : 36.8%	
V _{REF}	ODIE O	001100_B : 14.8%	100110 _B : 25.2%	001100 _B : 26.8%	100110 _B : 37.2%	100
Settings for	OP[5:0]	001101_B : 15.2%	100111 _B : 25.6%	001101 _B : 27.2% (Default)	100111_B : 37.6%	1,2,3
MR12		001110_B : 15.6%	101000_B : 26.0%	001110_B : 27.6%	101000_B : 38.0%	
		001111_B : 16.0%	101001 _B : 26.4%	001111_B : 28.0%	101001 _B : 38.4%	
		010000_B : 16.4%	101010 _B : 26.8%	010000_B : 28.4%	101010 _B : 38.8%	
		010001_B : 16.8%	101011 _B : 27.2%	010001 _B : 28.8%	101011_B : 39.2%	
		010010_B : 17.2%	101100 _B : 27.6%	010010_B : 29.2%	101100 _B : 39.6%	
		010011_B : 17.6%	101101_B : 28.0%	010011_B : 29.6%	101101_B : 40.0%	
		010100_B : 18.0%	101110_B : 28.4%	010100_B : 30.0%	101110 _B : 40.4%	
	010101_B : 18.4%	101111 _B : 28.8%	010101_B : 30.4%	101111_B : 40.8%		
		010110_B : 18.8%	110000 _B : 29.2%	010110 _B : 30.8%	110000 _B : 41.2%	
		010111 _B : 19.2%	110001 _B : 29.6%	010111 _B : 31.2%	110001 _B : 41.6%	
		011000 _B : 19.6%	110010 _B : 30.0%	011000 _B : 31.6%	110010 _B : 42.0%	
		011001 _B : 20.0%	All Others: Reserved	011001 _B : 32.0%	All Others: Reserved	

- 1) These values may be used for MR12 OP[5:0] to set the $V_{REF(CA)}$ levels in the LPDDR4-SDRAM.
- 2) The range may be selected in the MR12 register by setting OP[6] appropriately.
- 3) The MR12 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and unterminated operation, or between different high-frequency setting which may use different terminations values.



$MR13_CBT,RPT,VRO,VRCG,RRO,DM_DIS,FSP-WR,FSP-OP(MA<5:0> = 0D_H)$:

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	CBT

Function	Register Type	Operand	Data	Notes
CBT (Command Bus Training)	Write-only	OP[0]	0_B: Normal Operation (default)1_B: Command Bus Training Mode Enabled	1
RPT (Read Preamble Training Mode)		OP[1]	0 _B : Disable (default) 1 _B : Enable	
VRO (V _{REF} Output)		OP[2]	 0_B: Normal operation (default) 1_B: Output the V_{REF(CA)} and V_{REF(DQ)} values on DQ bits 	2
VRCG (V _{REF} Current Generator)		OP[3]	0_B: Normal operation (default)1_B: V_{REF} fast response (high current) mode	3
RRO (Refresh Rate Option)		OP[4]	0_B: Disable codes 001 and 010 in MR4 OP[2:0]1_B: Enable all codes in MR4 OP[2:0]	4,5
DMD (Data Mask Disable)		OP[5]	0_B: Data Mask Operation Enabled (default)1_B: Data Mask Operation Disabled	6
FSP-WR (Frequency Set Point Write Enable)		OP[6]	0 _B : Frequency-Set-Point [0] (default) 1 _B : Frequency-Set-Point [1]	7
FSP-OP (Frequency Set Point Operation Mode)		OP[7]	0 _B : Frequency-Set-Point [0] (default) 1 _B : Frequency-Set-Point [1]	8

NOTE

- 1) A write to set $OP[0]=1_B$ causes the LPDDR4-SDRAM to enter the Command Bus training mode. When $OP[0]=1_B$ and CKE goes
- LOW, commands are ignored and the contents of CA[5:0] are mapped to the DQ bus. CKE must be brought HIGH before doing a MRW to clear this bit (OP[0]=0_B) and return to normal operation. See the Command Bus Training section for more information.

 2) When set, the LPDDR4-SDRAM will output the V_{REF(CA)} and V_{REF(DQ)} voltages on DQ pins. Only the "active" frequency-set-point, as defined by MR13 OP[7], will be output
- on the DQ pins. This function allows an external test system to measure the internal VREF levels. The DQ pins used for V_{REF} output are vendor specific.
- 3) When $OP[3]=1_B$, the V_{REF} circuit uses a high-current mode to improve V_{REF} settling time.
- 4) MR13 OP[4] RRO bit is valid only when MR0 OP[0]= 1_B. For LPDDR4 devices with MR0 OP[0] = 0_B, MR4 OP[2:0] bits are not dependent on MR13 OP4.
- 5) When OP[4] = 0_B, only 001_B and 010_B in MR4 OP[2:0] are disabled. LPDDR4 devices must report 011_B instead of 001_B or 010_B in this case. Controller should follow the refresh mode reported by MR4 OP[2:0], regardless of RRO setting. TCSR function does not depend on RRO setting.
- 6) When enabled (OP[5]=0_B) data masking is enabled for the device. When disabled (OP[5]=1_B), masked write command is illegal. See LPDDR4 Data Mask (DM) and Data Bus Inversion (DBIdc) Function in operation timing datasheet.
- 7) FSP-WR determines which frequency-set-point registers are accessed with MRW commands for the following functions such as V_{REF(CA)} Setting, V_{REF(CA)} Range, V_{REF(DQ)} Setting, V_{REF(DQ)} Range. For more information, refer to Frequency Set Point section in operations and timing spec.
- 8) FSP-OP determines which frequency-set-point register values are currently used to specify device operation for the following functions such as V_{REF(CA)} Setting, V_{REF(CA)} Range, V_{REF(DQ)} Setting, V_{REF(DQ)} Range, CA ODT Enable. For more information, refer to Frequency Set Point section in operations and timing spec.



$MR14_{REF(DO)}$ Setting/Range (MA<5:0> = 0E_H):

ĺ	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	(RFU)	VR(DQ)			V _{REF}	F(DQ)		

Function	Register Type	Operand	Data	Notes
V _{REF(DQ)} (V _{REF(DQ)} Setting)	Read/Write	OP[5:0]	000000 _B : Thru . 110010 _B : See table below All Others: Reserved	1,2,3,5 ,6
V _{REF(DQ)} (V _{REF(DQ)} Range)		OP[6]	0 _B : V _{REF(DQ)} Range [0] enabled 1 _B : V _{REF(DQ)} Range [1] enabled (default)	1,2,4,5 ,6

NOTE:

- 1) This register controls the $V_{REF(DQ)}$ levels for Frequency-Set-Point[1:0]. Values from either VR(DQ)[0] or VR(DQ)[1] may be selected by setting OP[6] appropriately.
- 2) A read (MRR) to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.

 3) A write to OP[5:0] sets the internal V_{REF(DQ)} level for FSP[0] when MR13 OP[6]=0_B, or sets FSP[1] when MR13 OP[6]=1_B. The time required for V_{REF(DQ)} to reach the set level depends on the step size from the current level to the new level. See the section on $V_{REF(DQ)}$ training for more information.
- 4) A write to OP[6] switches the LPDDR4-SDRAM between two internal V_{REF(DQ)} ranges. The range (Range[0] or Range[1]) must be selected when setting the V_{REF(DQ)} register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
- 5) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 6) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

[Table 7] VREF Settings for Range[0] and Range[1]

Function	Operand	Range[0]	Values (%of VDDQ)	Range[1] Valu	ues (%of VDDQ)	Notes
		000000_B : 10.0%	011010_B : 20.4%	000000 _B : 22.0%	011010_B : 32.4%	
		000001_B : 10.4%	011011_B : 20.8%	000001 _B : 22.4%	011011 _B : 32.8%	
		000010 _B : 10.8%	011100 _B : 21.2%	000010 _B : 22.8%	011100 _B : 33.2%	
		000011 _B : 11.2%	011101 _B : 21.6%	000011 _B : 23.2%	011101 _B : 33.6%	
		000100 _B : 11.6%	011110 _B : 22.0%	000100 _B : 23.6%	011110 _B : 34.0%	
		000101_B : 12.0%	011111 _B : 22.4%	000101_B : 24.0%	011111_B : 34.4%	
		000110_B : 12.4%	100000 _B : 22.8%	000110 _B : 24.4%	100000_B : 34.8%	
		000111_B : 12.8%	100001 _B : 23.2%	000111 _B : 24.8%	100001 _B : 35.2%	
		001000_B : 13.2%	100010 _B : 23.6%	001000_В : 25.2%	100010 _B : 35.6%	
		001001_B : 13.6%	100011_B : 24.0%	001001_B : 25.6%	100011 _B : 36.0%	
		001010_B : 14.0%	100100 _B : 24.4%	001010_B : 26.0%	100100_B : 36.4%	
		001011_B : 14.4%	100101 _B : 24.8%	001011 _B : 26.4%	100101 _B : 36.8%	
VREF	0015.01	001100_B : 14.8%	100110_B : 25.2%	001100_B : 26.8%	100110 _B : 37.2%	400
Settings for MR14	OP[5:0]	001101_B : 15.2%	100111_B : 25.6%	001101 _B : 27.2% (Default)	100111 _B : 37.6%	1,2,3
WIIX14		001110_B : 15.6%	101000 _B : 26.0%	001110_B : 27.6%	101000_B : 38.0%	
		001111_B : 16.0%	101001_B : 26.4%	001111_B : 28.0%	101001 _B : 38.4%	
		010000_B : 16.4%	101010_B : 26.8%	010000_B : 28.4%	101010_B : 38.8%	
		010001_B : 16.8%	101011 _B : 27.2%	010001_B : 28.8%	101011 _B : 39.2%	
		010010_B : 17.2%	101100_B : 27.6%	010010 _B : 29.2%	101100_B : 39.6%	
		010011_B : 17.6%	101101_B : 28.0%	010011_B : 29.6%	101101_B : 40.0%	
		010100_B : 18.0%	101110_B : 28.4%	010100 _B : 30.0%	101110 _B : 40.4%	
	010101_B : 18.4%	101111_B : 28.8%	010101_B : 30.4%	101111_B : 40.8%		
		010110 _B : 18.8%	110000 _B : 29.2%	010110 _B : 30.8%	110000 _B : 41.2%	
	010111 _B : 19.2%	110001 _B : 29.6%	010111 _B : 31.2%	110001 _B : 41.6%		
		011000 _B : 19.6%	110010 _B : 30.0%	011000 _B : 31.6%	110010 _B : 42.0%	
		011001 _B : 20.0%	All Others: Reserved	011001 _B : 32.0%	All Others: Reserved	

- 1) These values may be used for MR14 OP[5:0] to set the $V_{\mathsf{REF}(\mathsf{DQ})}$ levels in the LPDDR4-SDRAM.
- 2) The range may be selected in the MR14 register by setting OP[6] appropriately.
- 3) The MR14 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and unterminated operation, or between different high-frequency setting which may use different terminations values.



MR15_Lower-Byte Invert for DQ Calibration (MA<5:0> = $0F_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Lower-Byte Invert Register for DQ Calibration							

Function	Register Type	Operand	Data	Notes
Lower-Byte Invert for DQ Calibration	Write-only	0017.01	The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[7:0] within a byte lane: $ {\bf 0_B} : \mbox{ Do not invert } $	1,2,3

- 1) This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR15 OP[7:0]=00010101_B, then the DQ Calibration patterns transmitted on DQ[7,6,5,3,1] will not be inverted, but the DQ Calibration patterns transmitted on DQ[4,2,0] will be inverted. 2) DMI[0] is not inverted, and always transmits the "true" data contained in MR32/MR40. 3) No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

[Table 8] MR15 Invert Register Pin Mapping

PIN	DQ0	DQ1	DQ2	DQ3	DMI0	DQ4	DQ5	DQ6	DQ7
MR15	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7

$MR16_PASR_Bank Mask (MA<5:0> = 010_H):$

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			PASR Ba	ank Mask			

Function	Register Type	Operand	Data	Notes
Bank [7:0] Mask	Write-only	OP[7:0]	0 _B : Bank Refresh Enabled (default) : Unmasked 1 _B : Bank Refresh disabled : Masked	1

OP OP	Bank Mask	8-Bank SDRAM
0	XXXXXXX1	Bank 0
1	XXXXXX1X	Bank 1
2	XXXXX1XX	Bank 2
3	XXXX1XXX	Bank 3
4	XXX1XXXX	Bank 4
5	XX1XXXXX	Bank 5
6	X1XXXXXX	Bank 6
7	1XXXXXXX	Bank 7

- 1) When a mask bit is asserted (OP[n]=1), refresh to that bank is disabled.
 2) PASR bank-masking is on a per-channel basis. The two channels on the die may have different bank masking.



MR17_PASR Segment Mask (MA<5:0> = 011_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
	PASR Segment Mask							

Function	Register Type	Operand	Data	Notes
PASR Segment Mask	Write-only	OP[7·0]	0 _B : Segment Refresh enabled (default) 1 _B : Segment Refresh disabled	

Segment	OP	Segment Mask	4Gb	6Gb	8Gb	12Gb	16Gb	24Gb	32Gb
Segment	Or .	oogmone maak	R13:11	R14:12	R14:12	R15:13	R15:13	TBD	TBD
0	0	XXXXXXX1				000 _B			
1	1	XXXXXX1X	001 _B						
2	2	XXXXX1XX	010 _B						
3	3	XXXX1XXX	011 _B						
4	4	XXX1XXXX				100 _B			
5	5	XX1XXXXX				101 _B			
6	6	X1XXXXXX	110 _B	Not	110 _B	Not	110 _B	Not	110 _B
7	7	1XXXXXXX	111 _B Allowed	111 _B	Allowed	111 _B	Allowed	111 _B	

NOTE:

- 1) This table indicates the range of row addresses in each masked segment. "X" is don't care for a particular segment.
- 2) PASR segment-masking is on a per-channel basis. The two channels on the die may have different segment masking.
- 3) For 6Gb, 12Gb, and 24Gb densities, OP[7:6] must always be LOW (=00_B)

$MR18_{IT}-LSB (MA<5:0> = 12_{H}) :$

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
DQS Oscillator Count-LSB								

Function	Register Type	Operand	115.park@sampata.ng.com	Notes
DQS Oscillator (WR Training DQS Oscillator)	Read-only	OP[7:0]	0-255 LSB DRAM DQS Oscillator Count	1,2,3

NOTE :

- 1) MR18 reports the LSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
- 2) Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
- 3) A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19

$MR19_{IT-MSB} (MA<5:0> = 13_{H}) :$

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
	DQS Oscillator Count-MSB								

Function	Register Type	Operand	Data	Notes
DQS Oscillator (WR Training DQS Oscillator)	Read-only	OP[7:0]	0-255 MSB DRAM DQS Oscillator Count	1,2,3

- 1) MR19 reports the MSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
- 2) Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
- 3) A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.

MR20_Upper-Byte Invert for DQ Calibration (MA<5:0> = 14_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
	Upper-Byte Invert Register for DQ Calibration									

Function	Register Type	Operand	Data	Notes
Upper-Byte Invert for DQ Calibration	Write-only	OP[7:0]	The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[15:8] within a byte lane: $ {\bf 0_B} : \mbox{ Do not invert} $ $ {\bf 1_B} : \mbox{ Invert the DQ Calibration patterns in MR32 and MR40} $ $ \mbox{ Default value for OP[7:0] = 55_H} $	1,2

- 1) This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR20 OP[7:0]=00010101B, then the DQ Calibration patterns transmitted on DQ[15,14,13,11,9] will not be inverted, but the DQ Calibration patterns transmitted on DQ[12,10,8] will be inverted.
- 2) DMI[1] is not inverted, and always transmits the "true" data contained in MR32/MR40.
- 3) No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

[Table 9] MR20 Invert Register Pin Mapping

ĺ	PIN	DQ8	DQ9	DQ10	DQ11	DMI1	DQ12	DQ13	DQ14	DQ15
	MR20	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7

$MR21_{(RFU)} (MA<5:0> = 015_{H}):$

MR22 ODT Feature (MA $<5:0> = 16_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
(Ri	=U)	ODTD- CA	ODTE- CS	ODTE- CK		SoC ODT	

Function	Register Type	Operand	Data	Notes
SoC ODT (Controller ODT Value for VOH calibration)		S00 OP[2:0]	000 _B : Disable (Default) 001 _B : RZQ/1 010 _B : RZQ/2 011 _B : RZQ/3 100 _B : RZQ/4 101 _B : RZQ/5 110 _B : RZQ/6 111 _B : RFU	1,2,3
ODTE-CK (CK ODT enabled for nonterminating rank)	Write-only	OP[3]	0 _B : ODT-CK Over-ride Disabled (Default) 1 _B : ODT-CK Over-ride Enabled	2,3,4,6
ODTE-CS (CS ODT enable for non terminating rank)		OP[4]	0 _B : ODT-CS Over-ride Disabled (Default) 1 _B : ODT-CS Over-ride Enabled	2,3,5,6
ODTD-CA (CA ODT termination disable)		OP[5]	0_B: ODT-CA Obeys ODT_CA bond pad (default)1_B: ODT-CA Disabled	2,3,6,7

- 1) All values are "typical"
- 2) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be
- ignored by the device, and may be changed without affecting device operation.

 4) When OP[3]=1_B, then the CK signals will be terminated to the value set by MR11 OP[6:4] regardless of the state of the ODT_CA bond pad. This overrides the ODT_CA bond pad for configurations where CA is shared by two or more DRAMs but CK is not, allowing CK to terminate on all DRAMs.
- 5) When OP[4]=1B, then the CS signal will be terminated to the value set by MR11 OP[6:4] regardless of the state of the ODT_CA bond pad. This overrides the ODT_CA bond pad for configurations where CA is shared by two or more DRAMs but CS is not, allowing CS to terminate on all DRAMs.
- 6) For system configurations where the CK, CS, and CA signals are shared between packages, the package design should provide for the ODT_CA ball to be bonded on the system board outside of the memory package. This provides the necessary control of the ODT function for all die with shared Command Bus signals.

 7) When OP[5]=0_B, CA[5:0] will terminate when the ODT_CA bond pad is HIGH and MR11 OP[6:4] is VALID, and disabled termination when ODT_CA is LOW or MR11-OP[6:4]
- is disabled. When OP[5]=1_B, termination for CA[5:0] is disabled, regardless of the state of the ODT_CA bond pad or MR11 OP[6:4].
- 8) To ensure proper operation in a multi-rank configuration, when CA, CK or CS ODT is enabled via MR11 OP[6:4] and also via MR22 or CA-ODT pad setting, the rank providing ODT will continue to terminate the command bus in all DRAM states including Active Self-refresh, Self-refresh Power-down, Active Power-down and Precharge Powerdown



datasheet LPDDR4SDRAM

MR23_DQS Interval Timer Run Time (MA<5:0> = 17_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
	DQS interval timer run time setting									

Function	Register Type	Operand	Data	Notes
DQS interval timer run time	Write-only	OP[7:0]	00000000 _B : DQS interval timer stop via MPC Command (Default) 00000001 _B : DQS timer stops automatically at 16th clocks after timer start 00000010 _B : DQS timer stops automatically at 32nd clocks after timer start 00000101 _B : DQS timer stops automatically at 48th clocks after timer start 00000100 _B : DQS timer stops automatically at 64th clocks after timer start	1,2

$MR24_TRR (MA<5:0> = 18_{H}):$

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
TRR Mode	TF	RR mode B	An	Unlim- ited MAC		MAC Value	

Function	Register Type	Operand	Data	Notes
MAC Value	Read-only	OP[2:0]	000 _B : Unknown when bit OP3 = 0 1)	
Unlimited MAC		OP[3]	0 _B : OP[2:0] define MAC value 1 _B : Unlimited MAC value ^{2), 3)}	
TRR Mode BAn	Write-only	OP[6:4]	000 _B : Bank 0 001 _B : Bank 1 010 _B : Bank 2 011 _B : Bank 3 100 _B : Bank 4 101 _B : Bank 5 110 _B : Bank 6 111 _B : Bank 7	
TRR Mode		OP[7]	0 _B : Disabled (default) 1 _B : Enabled	



NOTE:

1) MPC command with OP[6:0]=1001101_B (Stop DQS Interval Oscillator) stops DQS interval timer in case of MR23 OP[7:0] = 00000000_B.

2) MPC command with OP[6:0]=1001101_B (Stop DQS Interval Oscillator) is illegal with non-zero values in MR23 OP[7:0].

NOTE:

1) Unknown means that the device is not tested for tMAC and pass/fail values are unknown.

2) There is no restriction to number of activates.

³⁾ MR24 OP [2:0] is set to ZERO.

MR25_PPR Resources (MA<7:0> = 19_H):

Mode Register 25 contains one bit of readout per bank indicating that at least one resource is available for Post Package Repair programming.

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Bank 7	Bank 6	Bank 5	Bank 4	Bank 3	Bank 2	Bank 1	Bank 0

Function	Register Type	Operand	Data	Notes
PPR Resource	Read only	OP[7:0]	0_B: PPR Resource is not available1_B: PPR Resource is available	

$MR26-31_{RFU}$ (MA<5:0> = $1A_{H} - 1F_{H}$):

MR32_DQ Calibration Pattern A (MA<5:0>=20_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
DQ Calibration Pattern "A" (default = 5A _H)								

Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write	OP[7:0]	${f X_B}$: An MPC command with OP[6:0]=1000011 $_B$ causes the device to return the DQ Calibration Pattern contained in this register and (followed by) the contents of MR40. A default pattern "5A $_H$ " is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. The contents of MR15 and MR20 will invert the data pattern for a given DQ (See MR15 for more information)	

MR33:39_(Do Not Use) (MA $<5:0> = 21_H-27_H$):

MR40_DQ Calibration Pattern B (MA<5:0>=28_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
DQ Calibration Pattern "B" (default = 3C _H)									

Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write-only	OP[7:0]	X_B : A default pattern "3C _H " is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. See MR32,for more information.	1,2,3

NOTE

$MR41:47_{Do Not Use}(MA<5:0> = 29_{H_2}F_H):$

 $MR48:63_{RFU}$ (MA<5:0> = 30_{H} - $3F_{H}$):



¹⁾ The pattern contained in MR40 is concatenated to the end of MR32 and transmitted on DQ[15:0] and DMI[1:0] when DQ Read Calibration is initiated via a MPC command. The pattern transmitted serially on each data lane, organized "little endian" such that the low.order bit in a byte is transmitted first. If the data pattern in MR40 is 27_H, then the first bit transmitted with be a '1', followed by '1', '1', '0', '0', '1', '0', and '0'. The bit stream will be 00100111_B.

²⁾ MR15 and MR20 may be used to invert the MR32/MR40 data patterns on the DQ pins. See MR15 and MR22 for more information. Data is never inverted on the DMI[1:0] pins.

pins.
3) The data pattern is not transmitted on the DMI[1:0] pins if DBI.RD is disabled via MR3 OP[6].

⁴⁾ No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3 OP[6].

6.0 TRUTH TABLES

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR4 device must be reset or power-cycled and then restarted through the specified initialization sequence before normal operation can continue.

CKE signal has to be held High when the commands listed in the command truth table input.

[Table 10] Command truth table

	SDR Com- mand Pins			SI	OR CA pins	(6)			
SDRAM Command	cs	CA0	CA1	CA2	CA3	CA4	CA5	CK_t edge	Notes
Deselect (DES)	L			×				R1	1,2
Multi Purpose Command	Н	L	L	L	L	L	OP6	R1	400
	L	OP0	OP1	OP2	OP3	OP4	OP5	R2	1,2,9
Precharge (PRE)	Н	L	L	L	L	Н	AB	R1	4004
	L	BA0	BA1	BA2	V	V	V	R2	1,2,3,4
Refresh (REF)	Н	L	L	L	Н	L	AB	R1	1224
(Per Bank, All Bank)	L	BA0	BA1	BA2	V	V	V	R2	1,2,3,4
Solf Bofrook Entry (SBE)	Н	L	L	L	Н	Н	V	R1	1,2
Sell Reliesh Entry (SRE)	L			V	,			R2	1,2
Write-1 (WR-1)	Н	L	L	Н	L	L	BL	R1	1,2,3,6,7,9
	L	BA0	BA1	BA2	V	C9	AP	R2	
Solf Dofrook Evit (SDV)	Н	L	L	Н	L	Н	V	R1	1,2
Sell Reliesh Exit (SRA)	L			V	,			R2	1,2
Mook Write 1 (MW/D 1)	Н	L	L	Н	Н	L	L	R1	1,2,3,5,6,9
INIOSK VVIILE-I (IVIVVIX-I)	L	BA0	BA1	BA2	V	C9	AP	R2	1,2,0,0,0,8
RFU	Н			H	Н	H	V	R1	1,2
	L			V				R2	1,2
Pead_1 (PD_1)	Н	L		L	D L	L	BL	R1	1,2,3,6,7,9
Reau-1 (RD-1)	L	BA0S	JUBA13.	Pa _{A2} K	V	C9		R2	1,2,3,0,7,
	Н	L	Н	L	L	Н	C8	R1	1,8,9
	L	C2	C3	C4	C5	C6	C7	R2	
55	Н	L	Н	L	Н	L	V	R1	
RFU	L			V				R2	1,2
5	Н	L	Н	L	Н	Н	V	R1	
RFU	L			V				R2	1,2
Mode Register Write-1	Н	L	Н	Н	L	L	OP7	R1	1011
(MRW-1)	L	MA0	MA1	MA2	MA3	MA4	MA5	R2	1,2,11
Mode Register Write-2	Н	L	Н	Н	L	Н	OP6	R1	1011
(MRW-2)	L	OP0	OP1	OP2	OP3	OP4	OP5	R2	1,2,11
Mode Register Read-1	Н	L	Н	Н	Н	L	V	R1	4.0.40
(MRR-1)	L	MA0	MA1	MA2	MA3	MA4	MA5	R2	1,2,12
DELL	Н	L	Н	Н	Н	Н	V	R1	4.0
RFU	L			V	,			R2	1,2
A -40-4-4 (A OT 4)	Н	Н	L	R12	R13	R14	R15	R1	10040
Activate-1 (ACT-1)	L	BA0	BA1	BA2	V	R10	R11	R2	1,2,3,10
Activate 2 (ACT 2)	Н	Н	Н	R6	R7	R8	R9	R1	1.10
Activate-2 (ACT-2)	L	R0	R1	R2	R3	R4	R5	R2	1,10

"V" means "H" or "L" (a defined logic level). "X" means don't care in which case CS, CK_t, CK_c and CA[5:0] can be floated.



- 1) All LPDDR4 commands except for Deselect are 2 clock cycle long and defined by states of CS and CA[5:0] at the first rising edge of clock. Deselect command is 1 clock cycle long.
 2) "V" means "H" or "L" (a defined logic level). "X" means don't care in which case CS, CK_t, CK_c and CA[5:0] can be floated.
 3) Bank addresses BA[2:0] determine which bank is to be operated upon.

- 4) AB "HIGH" during Precharge or Refresh command indicates that command must be applied to all banks and bank address is a don't care.
- 5) Mask Write-1 command supports only BL 16. For Mark Write-1 command, CA5 must be driven LOW on first rising clock cycle (R1).
- 6) AP "HIGH" during Write-1, Mask Write-1 or Read-1 commands indicates that an auto-precharge will occur to the bank associated with the Write, Mask Write or Read com-
- 7) If Burst Length on-the-fly is enabled, BL "HIGH" during Write-1, or Read-1 command indicates that Burst Length should be set on-the-Fly to BL=32. BL "LOW" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-fly to BL=16. If Burst Length on-the-fly is disabled, then BL must be driven to defined logic level "H" or "L".

 8) For CAS-2 commands (Write-2 or Mask Write-2 or Med-2 or MRR-2 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration)), C[1:0] are not transmitted on the CA[5:0] bus and are assumed to be zero. Note that for CAS-2 Write-2 or CAS-2 Mask Write-2 command, C[3:2] must be driven LOW.
- 9) Write-1 or Mask Write-1 or Read-1 or Mode Register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be immediately followed by CAS-2 command consecutively without any other command in between. Write-1 or Mask Write-1 or Read-1 or mode register Read-1 or MPC (Only Write FIFO, Kead FIFO & Read DQ Calibration) command must be issued first before issuing CAS-2 command. MPC (Only Start & Stop DQS Oscillator, Start & Latch ZQ Calibration) commands do not require CAS-2 command; they require two additional DES or NOP commands consecutively before issuing any other commands.
- 10) Activate-1 command must be immediately followed by Activate-2 command consecutively without any other command in between. Activate-1 command must be issued first before issuing Activate-2 command. Once Activate-1 command is issued, Activate-2 command must be issued before issuing another Activate-1 command.
- 11) MRW-1 command must be immediately followed by MRW-2 command consecutively without any other command in between. MRW-1 command must be issued first before
- 12) MRR-1 command must be immediately followed by CAS-2 command consecutively without any other command in between. MRR-1 command must be issued first before issuing CAS-2 command.





6.1 CKE Truth Tables

[Table 11] LPDDR4 : CKE Table 1), 2), 3), 4), 8)

Device Current State	CKE _{n-1}	CKE _n	Command n	Operation	Device Next State	Notes
Active	L	L	Х	Maintain Active Power Down	Active Power Down	
Power Down	L	Н	Deselect	Exit Active Power Down	Active	5,6
Idle Power Down	L	L	Х	Maintain Idle Power Down	Idle Power Down	
Idle Fower Down	L	Н	Deselect	Exit Idle Power Down	Idle	5,6
	L	L	×	Maintain power-down state within Self Refresh	Self Refresh	
Self Refresh	L	Н	Deselect	Exit SREF power-down, enable command decode Self Refresh		5,6,7
		Deselect	eselect Enter SREF Power-Down, disable command decode Self Refresh			
	Н	Н	See Note 7	See Note 7	Self Refresh	7
Bank(s) Active	Н	L	Deselect	Enter Active Power Down	Active Power Down	5
All Banks Idle	Н	L	Deselect	Enter Idle Power Down	Idle Power Down	5, 8
Command Entry	Н	Н		Refer to the Command Truth Table		

- 1) CKE is a strictly asynchronous input, and as such, has no relationship to CK. 2) "X" means "don't care."
- 3) "Current State" is the state of the LPDDR4-SDRAM prior to a toggle of CKE.
- 4) "CKEn-1" is the logic state of CKE prior to a CKE toggle event, and "CKEn" is the state of CKE after the toggle event.

 5) "Deselect" is the only valid command that can be present on the bus when CKE is toggled.
- 6) Power-Down exit time (tXP) should elapse before a command other than Deselect is issued. The clock must toggle at least twice during the tXP period, and must be stable
- before issuing a command.

 7) When the device is in Self.Refresh, only MRR, MRW, or MPC commands are allowed. Certain restrictions apply to changing register contents via a MRW command during SREF. See MRW section for more information.
- 8) In the case of ODT disabled, all DQ output shall be Hi-Z. In the case of ODT enabled, all DQ shall be terminated to VSSQ.



6.2 State Truth Table

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all banks.

[Table 12] Current State Bank n - Command to Bank n

Current State	Command	Operation	Next State	NOTES
Any	NOP	Continue previous operation	Current State	
ACTIVATE S		Select and activate row	Active	
	Refresh (Per Bank)	Begin to refresh	Refreshing (Per Bank)	6
Idlo	Idle MRW	Begin to refresh	Refreshing (All Bank)	7
lule		Write value to	MR Writing	7
	Read value from	Idle MR Reading		
	Precharge	Deactivate row in bank or banks	Precharging	8, 13
	Read	Select column, and start read burst	Reading	10
Row	Write	Select column, and start write burst	Writing	10
Active	MRR	Read value from	Active MR Reading	
	Precharge	Deactivate row in bank or banks	Precharging	8
Reading	Read	Select column, and start new read burst	Reading	9, 10
Reading	Write	Select column, and start write burst	Writing	9, 10, 11
Writing	Write	Select column, and start new write burst	Writing	9, 10
vviitiiig	Read	Select column, and start read burst	Reading	9, 10, 12

- 1) The table applies when both CKEn-1 and CKEn are HIGH, and after t_{XSR} or t_{XP} has been met if the previous state was Self Refresh or Power Down.
- 2) All states and sequences not shown are illegal or reserved
- 3) Current State Definitions:
- Idle: The bank or banks have been precharged, and tRP has been met.
- Active: A row in the bank has been activated, and tRCD has been met. No data bursts / accesses and no register accesses are in progress. Reading: A Read burst has been initiated, with Auto Precharge disabled.

- Writing: A Write burst has been initiated, with Auto Precharge disabled.

 4) The following states must not be interrupted by a command issued to the same bank. NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other banks are determined by its current state and Table 12, and according to Table 13.
- Precharging: starts with the registration of a Precharge command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.
- Row Activating: starts with registration of an Activate command and ends when tRCD is met. Once tRCD is met, the bank will be in the 'Active' state
- Read with AP Enabled: starts with the registration of the Read command with Auto Precharge enabled and ends when tRP has been met. Once tRP has been met, the bank will be in the idle state
- Write with AP Enabled: starts with registration of a Write command with Auto Precharge enabled and ends when tRP has been met. Once tRP is met, the bank will be in the idle state.
- 5) The following states must not be interrupted by any executable command; NOP commands must be applied to each positive clock edge during these states.
- Refreshing (Per Bank): starts with registration of a Refresh (Per Bank) command and ends when tRFCpb is met. Once tRFCpb is met, the bank will be in an 'idle' state.
- Refreshing (All Bank): starts with registration of an Refresh (All Bank) command and ends when tRFCab is met. Once tRFCab is met, the device will be in an 'all banks idle'
- Idle MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Idle state.
- Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Active state.
- Idle MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Idle state.
- Active MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Active state. - Precharging All: starts with the registration of a Precharge-All command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.
- 6) Bank-specific; requires that the bank is idle and no bursts are in progress.
- 7) Not bank-specific, requires that all banks are idle and no bursts are in progress.
- 8) This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging. 9) A command other than NOP should not be issued to the same bank while a Read or Write burst with Auto Precharge is enabled.
- 10) The new Read or Write command could be Auto Precharge enabled or Auto Precharge disabled
- 11) A Write command may be applied after the completion of the Read burst; burst terminates are not permitted.
- 12) A Read command may be applied after the completion of the Write burst, burst terminates are not permitted.
- 13) If a Precharge command is issued to a bank in the Idle state, tRP shall still apply.



[Table 13] Current State Bank n - Command to Bank m

Current State of Bank n	Command for Bank m	Operation	Next State for Bank m	NOTES
Any	NOP	Continue previous operation	Current State of Bank m	
Idle	Any	Any command allowed to Bank m	-	
	Activate	Select and activate row in Bank m	Active	6
	Read	Select column, and start read burst from Bank m	Reading	7
Row Activating, Active,	Write	Select column, and start write burst to Bank m	Writing	7
or Precharging	Precharge	Deactivate row in bank or banks	Precharging	8
1	MRR	Read value from	Idle MR Reading or Active MR Reading	9,10,
	Read	Select column, and start read burst from Bank m	Reading	7
Reading Write Select column, and start write burst to Bank m		Writing	7,12	
(Autoprecharge dis- abled)	Activate	Select and activate row in Bank m	Active	
,	Precharge	Deactivate row in bank or banks	Precharging	8
	Read	Select column, and start read burst from Bank m	Reading	7,14
1 0	Write	Select column, and start write burst to Bank m	Writing	7
(Autoprecharge dis- abled)	Activate	Select and activate row in Bank m	Active	
Precharge Deactivate row in bank or banks Read Select column, and start read burst from Bank m Writing/Masked Writing (Autoprecharge disabled) Write Select column, and start write burst to Bank m Activate Select and activate row in Bank m Precharge Deactivate row in bank or banks Read Select column, and start read burst from Bank m	Precharging	8		
	Read	Select column, and start read burst from Bank m	Reading	7,13
Reading with	Write	Select column, and start write burst to Bank m	Writing	7,12,13
Autoprecharge	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	8
	Read	Select column, and start read burst from Bank m	Reading	7,13,14
Writing/Masked Writ- ing with	Write	Select column, and start write burst to Bank m	Writing	7,13
Autoprecharge	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	8

- 1) The table applies when both CKEn-1 and CKEn are HIGH, and after t_{XSR} or t_{XP} has been met if the previous state was Self Refresh or Power Down.
- 2) All states and sequences not shown are illegal or reserved.
- 3) Current State Definitions:
- Idle: The bank has been precharged, and tRP has been met.
- Active: A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress.
- Reading: A Read burst has been initiated, with Auto Precharge disabled.

- Writing: A Write burst has been initiated, with Auto Precharge disabled
 4) Refresh, Self-Refresh, and Mode register Write commands may only be issued when all bank are idle.
 5) The following states must not be interrupted by any executable command; NOP commands must be applied during each clock cycle while in these states:
- Idle MR Reading: starts with the registration of a MRR command and ends when t_{MRR} has been met. Once t_{MRR} has been met, the bank will be in the Idle state.
- Active MR Reading: starts with the registration of a MRR command and ends when t_{MRR} has been met. Once t_{MRR} has been met, the bank will be in the Active state. - Idle MR Writing: starts with the registration of a MRW command and ends when t_{MRW} has been met. Once t_{MRW} has been met, the bank will be in the Idle state.
- Active MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Active state.
- 6) t_{RRD} must be met between Activate command to Bank n and a subsequent Activate command to Bank m. Additionally, in the case of multiple banks activated, t_{FAW} must be satisfied
- 7) Reads or Writes listed in the Command column include Reads and Writes with Auto Precharge enabled and Reads and Writes with Auto Precharge disabled.
- 8) This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- 9) MRR is allowed during the Row Activating state (Row Activating starts with registration of an Activate command and ends when t_{RCD} is met.) 10) MRR is allowed during the Precharging state. (Precharging starts with registration of a Precharge command and ends when t_{RP} is met.)
- 11) The next state for Bank m depends on the current state of Bank m (Idle, Row Activating, Precharging, or Active). The reader shall note that the state may be in transition when a MRR is issued. Therefore, if Bank m is in the Row Activating state and Precharging, the next state may be Active and Precharge dependent upon t_{RCD} and t_{RP} respec-
- 12) A Write command may be applied after the completion of the Read burst, burst terminates are not permitted.
- 13) Read with auto precharge enabled or a Write with Auto Precharge enabled may be followed by any valid command to other banks provided that the timing restrictions described in the Precharge & Auto Precharge clarification table are followed.
- 14) A Read command may be applied after the completion of the Write burst, burst terminates are not permitted.



7.0 ABSOLUTE MAXIMUM RATINGS

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

[Table 14] Absolute Maximum DC Ratings

Parameter	Symbol	Min	Max	Units	Notes
V _{DD1} supply voltage relative to V _{SS}	V _{DD1}	-0.4	2.1	V	1
V _{DD2} supply voltage relative to V _{SS}	V _{DD2}	-0.4	1.5	V	1
V _{DDQ} supply voltage relative to V _{SSQ}	V _{DDQ}	-0.4	1.5	V	1
Voltage on any ball except V_{DD1} relative to V_{SS}	V _{IN} , V _{OUT}	-0.4	1.5	V	
Storage Temperature	T _{STG}	-55	125	°C	2

NOTE:

- 1) See Power Ramp for relationships between power supplies.
- 2) Storage Temperature is the case surface temperature on the center/top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2 standard.



s0015.park@samsung.com

8.0 AC & DC OPERATING CONDITIONS

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR4 Device must be powered down and then restarted through the specialized initialization sequence before normal operation can continue.

8.1 Recommended DC Operating Conditions

[Table 15] Recommended DC Operating Conditions

Symbol	DRAM		Unit	Notes		
Symbol	DIVAM	Min	Тур	Max	Oille	Notes
VDD1	Core 1 Power	1.70	1.80	1.95	V	1,2
VDD2	Core 2 Power / Input Buffer Power	1.06	1.10	1.17	V	1,2,3
VDDQ	I/O Buffer Power	1.06	1.10	1.17	V	2,3

NOTE:

- 1) VDD1 uses significantly less current than VDD2.
- 2) The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 20MHz at the DRAM package ball.
- 3) VdIVW and TdIVW limits described elsewhere in this document apply for voltage noise on supply voltages of up to 45mV (peak-to-peak) from DC to 20MHz.

8.2 Input Leakage Current

[Table 16] Input Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input Leakage current	Ι _L	-8	8	uA	1,2

1) For CK_t, CK_c, CKE, CS, CA, ODT_CA and RESET_n. Any input 0V ≤ VIN ≤ VDD2 (All other pins not under test = 0V).

2) CA ODT is disabled for CK_t, CK_c, CS, and CA.

8.3 Input/Output Leakage Current

Parameter/Condition	Symbol	Min.	Max.	Unit	Notes
Input/Output Leakage current	ark foz sa	MS-10 NO	CO 10	uA	1,2

1) For DQ, DQS_t, DQS_c and DMI. Any I/O $0V \le V_{OUT} \le V_{DDQ}$.

2) I/Os status are disabled: High Impedance and ODT Off.

8.4 Operating Temperature Range

[Table 17] Operating Temperature Range

Parameter/Condition	Symbol	Min	Max	Unit
Standard	T _{OPER}	-25	85	°C

NOTE:

1) Operating Temperature is the case surface temperature on the center top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2.

2) Either the device case temperature rating or the temperature sensor (See "Temperature Sensor" on [Command Definition & Timing Diagram]) may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the TOPER rating that applies for the Standard or Extended Temperature Ranges. For example, TCASE may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.



9.0 AC AND DC INPUT MEASUREMENT LEVELS

9.1 1.1V High speed LVCMOS (HS_LLVCMOS)

9.1.1 Standard specifications

All voltages are referenced to ground except where noted.

9.1.2 DC electrical characteristics

9.1.2.1 LPDDR4 Input Level for CKE

This definition applies to CKE_A/B.

[Table 18] LPDDR4 Input Level for CKE

Parameter	Symbol	Min.	Max.	Unit	Note
Input high level (AC)	V _{IH(AC)}	0.75 × V _{DD2}	V _{DD2} + 0.2	V	1
Input low level (AC)	V _{IL(AC)}	-0.2	0.25 × VDD2	V	1
Input high level (DC)	V _{IH(DC)}	0.65 × V _{DD2}	V _{DD2} + 0.2	V	
Input low level (DC)	V _{IL(DC)}	-0.2	0.35 × V _{DD2}	V	

NOTE:

1) Refer LPDDR4 AC Over/Undershoot section.




Figure 3. LPDDR4 Input AC timing definition for CKE

1-1). AC level is guaranteed transition point.

1-2). DC level is hysteresis.

9.1.2.2 LPDDR4 Input Level for Reset n and ODT CA 5.park@samsung.com

This definition applies to Reset_n and ODT_CA.

[Table 19] LPDDR4 Input Level for Reset_n and ODT_CA

Parameter	Symbol	Min.	Max.	Unit	Note
Input high level	VIH	0.80 × VDD2	VDD2 + 0.2	V	1
Input low level	VIL	-0.2	0.20× VDD2	V	1

NOTE:

1) Refer LPDDR4 AC Over/Undershoot section.




Figure 4. LPDDR4 Input AC timing definition for Reset_n and ODT_CA

9.1.3 AC Over/Undershoot

9.1.3.1 Class-1 LPDDR4 AC Over/Undershoot

[Table 20] Class 1 LPDDR4 AC Over/Undershoot

Parameter	Specification	Units
Maximum peak amplitude allowed for overshoot area.	0.35	V
Maximum peak amplitude allowed for undershoot area.	0.35	V
Maximum overshoot area above VDD/VDDQ.	0.8	V-ns
Maximum undershoot area below VSS/VSSQ.	0.8	V-ns




Figure 5. Overshoot and Undershoot Definition for Address and Control Pins

s0015.park@samsung.com

9.2 Differential Input Voltage

9.2.1 Differential Input Voltage for CK

The minimum input voltage need to satisfy both Vindiff_CK and Vindiff_CK /2 specification at input receiver and their measurement period is 1tCK. Vindiff_CK is the peak to peak voltage centered on 0 volts differential and Vindiff_CK /2 is max and min peak voltage from 0V.




Figure 6. CK Differential Input Voltage

[Table 21] CK differential input voltage

		Data Rate							
Parameter	Symbol	1600/1867 a)		2133/2400/3200		3733		Unit	Note
		Min	Max	Min	Max	Min	Max		
CK differential input voltage	Vindiff_CK	420	K @ S	380	sun	360	m	mV	1

The peak voltage of Differential CK signals is calculated in a following equation. Vindiff_CK = (Max Peak Voltage) - (Min Peak Voltage) Max Peak Voltage = Max(f(t))

Min Peak Voltage = Min(f(t))

a) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1867.

9.2.2 Differential Input Voltage for DQS

The minimum input voltage need to satisfy both Vindiff_DQS and Vindiff_DQS /2 specification at input receiver and their measurement period is 1UI(tCK/ 2). Vindiff_DQS is the peak to peak voltage centered on 0 volts differential and Vindiff_DQS /2 is max and min peak voltage from 0V.




Figure 7. DQS Differential Input Voltage

[Table 22] DQS differential input voltage

Parameter	Symbol	1600/1867 ^{a)} 2133/2400/3200 3733		1600/1867 ^{a)} 2133/2400/3200 37		200 3733		Unit	Note
		Min	Max	Min	Max	Min	Max		
DQS differential input	Vindiff_DQS	360		360	-	340	-	mV	1

NOTE:

1) The peak voltage of Differential DQS signals is calculated in a following equation.
Vindiff_DQS = (Max Peak Voltage) - (Min Peak Voltage)
Max Peak Voltage = Max(f(t))
Min Peak Voltage = Min(f(t))
f(t) = VDQS_t - VDQS_c
a) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1867.

9.3 Differential Input Cross Point Voltage




Figure 8. DQS input Crosspoint (Vix) voltage

[Table 23] DQS input voltage crosspoint (Vix) ratio

Parameter DOS Differential input crosspoint voltage ratio	Symbol	LPDDF	R4-3200	LPDDR	4-3733	Unito	Notes
Parameter	Symbol	Min	Max	Min	Max	Units	Notes
DQS Differential input crosspoint voltage ratio	Vix_DQS_ratio	-	20	-	20	%	1,2

NOTE:

1)The Vix voltage is referenced to Vswing/2(avg)= 0.5(VDQS_t + VDQS_c) where the average is over tbd UI.
2) The ratio of the Vix pk voltage divided by Vdiff_DQS: Vix_DQS_Ratio = 100 × (Vix_DQS/Vdiff DQS pk-pk) where VdiffDQS pk-pk = 2 × |VDQS_t - VDQS_c|.




Figure 9. CK input Crosspoint voltage (Vix)

[Table 24] CK input voltage crosspoint (Vix) ratio

Parameter	Symbol	LPDDR	4-3200	LPDDR	Units	Notes	
Parameter	Symbol	Min	Max	Min	Max	Units	Notes
CK Differential input crosspoint voltage ratio	Vix_CK_ratio	-	25	-	25	%	1,2

1) The Vix voltage is referenced to Vswing/2(avg)= 0.5(VCK_t + VCK_c) where the average is over tbd UI.
2) The ratio of the Vix pk voltage divided by Vdiff_CK: Vix_CK_Ratio = 100 × (Vix_CK/Vdiff CK pk-pk) where VdiffCK pk-pk = 2 × |VCK_t - VCK_c|

datasheet

9.4 Single Ended Output Slew Rate




Figure 10. Single Ended Output Slew Rate Definition

[Table 25] Output Slew Rate (single-ended)

Davameter	Cumbal	V	alue	Unito
Parameter	Symbol	Min ¹⁾	Max ²⁾	Units
Single-ended Output Slew Rate (V _{OH} = V _{DDQ} /3)	S _{RQse}	3.5	9.0	V/ns
Output slew-rate matching Ratio (Rise to Fall)		0.8	1.2	-

Description:

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

se: Single-ended Signals

- 1) Measured with output reference load.
- 2) The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.
- 3) The output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)} = 0.2 \times V_{OH(DC)}$ and $V_{OH(AC)} = 0.8 \times V_{OH(DC)}$.
- 4) Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.

9.5 Differential Output Slew Rate




Figure 11. Differential Output Slew Rate Definition

[Table 26] Differential Output Slew Rate

Parameter	Symbol	V	alue	Units
, aramotor	- Cymilen	Min	Max	5 5
Differential Output Slew Rate (V _{OH} = V _{DDQ} /3)	SRQdiff	7.0	18.0	V/ns

Description:

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

diff: Differential Signals

NOTE:

1) Measured with output reference load.
2) The output slew rate for falling and rising edges is defined and measured between V_{OL(AC)}=-0.8×V_{OH(DC)} and V_{OH(AC)}=0.8×V_{OH(DC)}.
3) Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.

9.6 Overshoot and Undershoot for LVSTL

[Table 27] AC Overshoot/Undershoot Specification

Parameter			Data	Rate		Units
raiametei		1600	1866	3200	3733	Office
Maximum peak amplitude allowed for overshoot area. (See Figure 12)	Max	0.3	0.3	0.3	0.3	V
Maximum peak amplitude allowed for undershoot area. (See Figure 12)	Max	0.3	0.3	0.3	0.3	V
Maximum overshoot area above V _{DD} . (See Figure 12)	Max	0.1	0.1	0.1	0.1	V-ns
Maximum undershoot area below V _{SS} . (See Figure 12)	Max	0.1	0.1	0.1	0.1	V-ns

- 1) V_{DD2} stands for V_{DD} for CA[5:0], CK_t, CK_c, CS_n, CKE and ODT. V_{DD} stands for V_{DDQ} for DQ, DMI, DQS_t and DQS_c.
- 2) V_{SS} stands for V_{SS} for CA[5:0], CK_t, CK_c, CS_n, CKE and ODT. V_{SS} stands for V_{SSQ} for DQ, DMI, DQS_t and DQS_c.
- 3) Maximum peak amplitude values are referenced from actual V_{DD} and V_{SS} values.
- 4) Maximum area values are referenced from maximum operating V_{DD} and V_{SS} values.




Figure 12. Overshoot and Undershoot Definition

10.0 OUTPUT BUFFER CHARACTERISTICS 10.1 LPDDR4 Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




Figure 13. Driver Output Reference Load for Timing and Slew Rate

NOTE

1) All output timing parameter values are reported with respect to this reference load. This reference load is also used to report slew rate.

10.2 LVSTL (Low Voltage Swing Terminated Logic) IO System

LVSTL I/O cell is comprised of pull-up, pull-down driver and a terminator. The basic cell is shown in Figure 14.




Figure 14. LVSTL I/O Cell

To ensure that the target impedance is achieved the LVSTL I/O cell is designed to calibrated as below procedure.

1) First calibrate the pull-down device against a 240 Ohm resister to VDDQ via the ZQ pin

Set Strength Control to minimum setting

Increase drive strength until comparator detects data bit is less than VDDQ/2.

NMOS pull-down device is calibrated to 240 Ohms




Figure 15. pull-down calibration

2) Then calibrate the pull-up device against the calibrated pull-down device.

Set VOH target and NMOS controller ODT replica via MRS (VOH can be automatically controlled by ODT MRS) Set Strength Control to minimum setting

Increase drive strength until comparator detects data bit is greater than VOH target NMOS pull-up device is now calibrated to VOH target




Figure 16. pull-up calibration

datasheet

11.0 INPUT/OUTPUT CAPACITANCE

[Table 28] Input/Output Capacitance

Parameter	Symbol	Min/Max	Value	Unit	Notes
Input conscitance CK t and CK a	ССК	Min	2.3	pF	1.2
Input capacitance, CK_t and CK_c	CCK	Max	3.4	PΕ	1,2
Input conscitance delta CK t and CK a	CDCK	Min	0.0	nE	122
Input capacitance delta, CK_t and CK_c	CDCK	Max	0.2	pF	1,2,3
Input capacitance, all other input-only pins except CS and CKE	CI1	Min	2.2	pF	124
imput capacitance, an other imput-only pins except CS and CRE	CIT	Max	3.2	ρF	1,2,4
Cin, CS0 / CS1 and CKE0 / CKE1	CI2	Min	1.3	pF	124
CIII, CSU / CST AIIU CREU / CRET	CIZ	Max	2.4	PΕ	1,2,4
Input capacitance delta, all other input-only pins	CDI1	Min	-0.4	pF	125
except CS and CKE	CDIT	Max	0.1	PΕ	1,2,5
Cdelta, CS0 / CS1 and CKE0 / CKE1	CDI2	Min	-1.3	nE	1250
Cuerta, CSU/CST and CREU/CRET	CDIZ	Max	-0.7	pF	1,2,5,9
Input/output capacitance, DQ, DMI, DQS t and DQS c	CIO	Min	2.7	pF	1,2,6
Impuroutput capacitance, bQ, bivii, bQ5_t and bQ5_c	CIO	Max	4.3	PΕ	1,2,0
Innut/output agnositones delta DOS t and DOS a	CDDQS	Min	0.0	,,r	107
Input/output capacitance delta, DQS_t and DQS_c	CDDQS	Max	0.2	pF	1,2,7
Institute the second state of the DO and DMI	CDIO	Min	-0.8		400
Input/output capacitance delta, DQ and DMI	CDIO	Max	0.1	pF	1,2,8
land the standard and a standard 70 min	070	Min	5.5		4.0
Input/output capacitance ZQ pin	CZQ	Max	7.2	pF	1,2

 $(T_{OPER}; V_{DDQ} = 1.06 \sim 1.17V; VDD2 = 1.06 \sim 1.17V; V_{DD1} = 1.7 - 1.95V)$

- 6) DMI loading matches DQ and DQS.
 7) Absolute value of CDQS_t and CDQS_c.
- 8) CDIO = CIO $0.5 \times (CDQS_t + CDQS_c)$ in byte-lane.
- 9) CDI2 = CI2 $0.25 \times (CCK_t + CCK_c)$.

¹⁾ This parameter applies to both die and package.
2) This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS, VSSQ applied and all other pins floating.
3) Absolute value of CCK_t - CCK_c.
4) CI applies to CS_n, CKE, CA0-CA5.
5) CDI = CI - 0.5 × (CCK_t + CCK_c)

datasheet LPDDR4SDRAM

12.0 IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS 12.1 IDD Measurement Conditions

The following definitions are used within the IDD measurement tables unless stated otherwise:

LOW: $V_{IN} \le V_{IL}(DC)$ MAX HIGH: $V_{IN} \ge V_{IH}(DC)$ MIN

STABLE: Inputs are stable at a HIGH or LOW level

SWITCHING: See Table 29 and Table 30.

[Table 29] Definition of Switching for CA Input Signals

				Switching for CA	1			
CK_t edge	R1	R2	R3	R4	R5	R6	R7	R8
CKE	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH
CS	LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA1	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH

NOTE:

1) CS must always be driven LOW.

2) 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.

[Table 30] CA pattern for IDD4R

Clock Cycle Number	CKE	cs	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Panel 4	L	Н	L	L	L	L
N+1	HIGH	LOW	Read-1	L	Н	L	L	L	L
N+2	HIGH	HIGH	D. parkes	aılıs	H	1.60	L	Н	L
N+3	HIGH	LOW	CAS-2	L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	HIGH	Dood 1	L	Н	L	L	L	L
N+9	HIGH	LOW	Read-1	L	Н	L	L	Н	L
N+10	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н
N+11	HIGH	LOW	CAS-2	Н	Н	Н	Н	Н	Н
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L



³⁾ The above pattern is used continuously during IDD measurement for IDD values that require switching on the CA bus.

¹⁾ BA[2:0] = 010_B , CA[9:4] = 000000_B or 111111_B , Burst Order CA[3:2] = 00_B or 11_B (Same as LPDDR3 IDD4R Spec)

²⁾ Difference from LPDDR3 Spec : CA pins are kept low with DES CMD to reduce ODT current.

datasheet

[Table 31] CA pattern for IDD4W

Clock Cycle Number	CKE	cs	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	\0/-it 4	L	L	Н	L	L	L
N+1	HIGH	LOW	Write-1	L	Н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW	1 CAS-2	L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	HIGH	\\/-i+- 4	L	L	Н	L	L	L
N+9	HIGH	LOW	Write-1	L	Н	L	L	Н	L
N+10	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н
N+11	HIGH	LOW	CAS-2	L	L	Н	Н	Н	Н
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L



¹⁾ BA[2:0] = 010_B , CA[9:4] = 000000_B or 111111_B (Same as LPDDR3 IDD4W Spec.)

²⁾ Difference from LPDDR3 Spec :

¹⁻No burst ordering
2-CA pins are kept low with DES CMD to reduce ODT current.

datasheet LPDDR4SDRAM

[Table 32] Data Pattern for IDD4W (DBI off)

				DBI OF	F Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	0	0	0	6
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	50013	- P ₀ 11 K	w _o sal	TISUTI	9.401	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	1	1	1	1	1	1	1	1	0	8
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	0	0	0	6
BL27	1	1	1	1	0	0	0	0	0	4
BL28	1	1	1	1	1	1	1	1	0	8
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
No. of 1's	16	16	16	16	16	16	16	16		

1) Simplified pattern compared with last showing.

Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.



datasheet LPDDR4SDRAM

[Table 33] Data Pattern for IDD4R (DBI off)

				DBI OF	F Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
				N W						
BL16	1	1	1	1	1	1	1	1	0	8
BL17	1	1	1	s0015	nark	@\$a	msun	d ¢or	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	1	1	1	1	1	1	0	0	0	6
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	1	1	0	8
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	1	1	1	1	1	1	0	0	0	6
BL31	1	1	1	1	0	0	0	0	0	4
No. of 1's	16	16	16	16	16	16	16	16		

1) Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.



datasheet

[Table 34] Data Pattern for IDD4W (DBI on)

				DBI ON (Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	1	1	1	3
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0 5	00015	pa ^o rk(@ san	suno	Lcom	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	0	0	0	0	0	0	0	0	1	1
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	1	1	1	3
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	0	0	1	1
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
No. of 1's	8	8	8	8	8	8	16	16	8	

DBI enabled burst



datasheet LPDDR4SDRAM

[Table 35] Data Pattern for IDD4R (DBI on)

				DBI O	N Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	0	0	1	1
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	1	1	1	3
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	50015).bark	(@sai	msun	a.cor	1	1
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	0	0	0	0	0	0	1	1	1	3
BL31	1	1	1	1	0	0	0	0	0	4
No. of 1's	8	8	8	8	8	8	16	16	8	

datasheet LPDDR4SDRAM

12.2 IDD Specifications

IDD values are for the entire operating voltage range, and all of them are for the entire standard range, with the exception of IDD6ET which is for the entire elevated temperature range.

[Table 36] LPDDR4 IDD Specification Parameters and Operating Conditions

Parameter/Condition	Symbol	Power Supply	Notes
Operating one bank active-precharge current:	IDD0 ₁	VDD1	1,10
$t_{CK} = t_{CKmin}$; $t_{RC} = t_{RCmin}$;	IDD0 ₂	VDD2	1,10
CKE is HIGH; CS is LOW between valid commands; CA bus inputs are switching; Data bus inputs are stable ODT disabled	IDD0 _Q	VDDQ	1,3,10
Idle power-down standby current:	IDD2P ₁	VDD1	1,10
$\mathbf{t}_{CK} = \mathbf{t}_{CKmin};$	IDD2P ₂	VDD2	1,10
CKE is LOW; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable ODT disabled	IDD2P _Q	VDDQ	1,3,10
Idle power-down standby current with clock stop:	IDD2PS ₁	VDD1	1,10
CK_t =LOW, CK_c =HIGH;	IDD2PS ₂	VDD2	1,10
CKE is LOW; CS is LOW; All banks are idle; CA bus inputs are stable; Data bus inputs are stable ODT disabled	IDD2PS _Q	VDDQ	1,3,10
Idle non power-down standby current:	IDD2N ₁	VDD1	1,10
t _{CK} = t _{CKmin} ; CKE is HIGH;	IDD2N ₂	VDD2	1,10
CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable ODT disabled	IDD2N _Q	VDDQ	1,3,10
Idle non power-down standby current with clock stopped:	IDD2NS ₁	VDD1	1,10
CK_t=LOW; CK_c=HIGH; CKE is HIGH:	IDD2NS ₂	VDD2	1,10
CS is LOW; All banks are idle; CA bus inputs are stable; Data bus inputs are stable ODT disabled	IDD2NS _Q	VDDQ	1,3,10
Active power-down standby current:	IDD3P ₁	VDD1	1,10
$t_{CK} = t_{CKmin};$	IDD3P ₂	VDD2	1,10
CKE is LOW; CS is LOW; One bank is active; CA bus inputs are switching; Data bus inputs are stable ODT disabled	IDD3P _Q	VDDQ	1,3,10
Active power-down standby current with clock stop:	IDD3PS ₁	VDD1	1,10
CK_t=LOW, CK_c=HIGH; CKE is LOW;	IDD3PS ₂	VDD2	1,10
CKE is LOW; CS is LOW; One bank is active; CA bus inputs are stable; Data bus inputs are stable ODT disabled	IDD3PS _Q	VDDQ	1,4,10



Parameter/Condition	Symbol	Power Supply	Notes
Active non-power-down standby current:	IDD3N ₁	VDD1	1,10
t _{CK} = t _{CKmin} ;	IDD3N ₂	VDD2	1,10
CKE is HIGH; CS is LOW; One bank is active; CA bus inputs are switching; Data bus inputs are stable ODT disabled	IDD3N _Q	VDDQ	1,4,10
Active non-power-down standby current with clock stopped:	IDD3NS₁	VDD1	1,10
CK_t=LOW, CK_c=HIGH;	IDD3NS ₂	VDD2	1,10
CKE is HIGH; CS is LOW; One bank is active; CA bus inputs are stable; Data bus inputs are stable ODT disabled	IDD3NS _Q	VDDQ	1,4,10
Operating burst READ current:	IDD4R ₁	VDD1	1,10
$t_{CK} = t_{CKmin}$;	IDD4R ₂	VDD2	1,10
CS is LOW between valid commands; One bank is active; BL = 16 or 32; RL = RL(MIN); CA bus inputs are switching; 50% data change each burst transfer ODT disabled	IDD4R _Q	VDDQ	1,5,10
Operating burst WRITE current:	IDD4W₁	VDD1	1,10
t _{CK} = t _{CKmin} ; CS is LOW between valid commands;	IDD4W ₂	VDD2	1,10
One bank is active; BL = 16 or 32; WL = WLmin; CA bus inputs are switching; 50% data change each burst transfer ODT disabled	IDD4W _Q	VDDQ	1,4,10
All-bank REFRESH Burst current:	IDD5 ₁	VDD1	1,10
t _{CK} = t _{CKmin} ; CKE is HIGH between valid commands:	Salidd52	VDD2	1,10
CKE is HIGH between valid commands; t _{RC} = t _{RFCabmin} ; Burst refresh; CA bus inputs are switching; Data bus inputs are stable; ODT disabled	IDD5 _Q	VDDQ	1,4,10
All-bank REFRESH Average current:	IDD5AB ₁	VDD1	1,10
t _{CK} = t _{CKmin} ;	IDD5AB ₂	VDD2	1,10
CKE is HIGH between valid commands; t _{RC} = t _{REFI} ; CA bus inputs are switching; Data bus inputs are stable; ODT disabled	IDD5AB _Q	VDDQ	1,4,10
Per-bank REFRESH Average current:	IDD5PB ₁	VDD1	1,10
t _{CK} = t _{CKmin} ;	IDD5PB ₂	VDD2	1,10
CKE is HIGH between valid commands; $t_{RC} = t_{REFI}/8;$ CA bus inputs are switching; Data bus inputs are stable; ODT disabled	IDD5PB _Q	VDDQ	1,4,10
Power Down Self refresh current (-25°C to +85°C):	IDD6 ₁	VDD1	6,7,9,10
CK_t=LOW, CK_c=HIGH; CKE is LOW;	IDD6 ₂	VDD2	6,7,9,10
CA bus inputs are stable; Data bus inputs are stable; Maximum 1x Self-Refresh Rate; ODT disabled	IDD6 _Q	VDDQ	4,6,7,9,10



- 1) Published IDD values are the maximum of the distribution of the arithmetic mean.
- 2) ODT disabled: MR11[2:0] = $000_{\rm R}$.
- 3) IDD current specifications are tested after the device is properly initialized.
- 4) Measured currents are the summation of VDDQ and VDD2.
- 5) Guaranteed by design with output load = 5pF and RON = 40 ohm.
- 6) The 1x Self-Refresh Rate is the rate at which the LPDDR4 device is refreshed internally during Self-Refresh, before going into the elevated Temperature range.
- 7) This is the general definition that applies to full array Self Refresh.

- 8) For all IDD measurements, VIHCKE = 0.8 x VDD2, VILCKE = 0.2 x VDD2.
 9) IDD6 25°C is guaranteed, IDD6 85°C is typical of the distribution of the arithmetic mean.
 10) These specification values are the summation of all the channel current and both channels are under the same condition at the same time.





12.3 IDD Spec Table

[Table 37] IDD Specification for 8Gb LPDDR4 (2Channel operation)

	Symbol	Power	8Gb 2Ch x16	Units
	Symbol	Supply	3733Mbps	Onits
	IDD0 ₁	VDD1	40	mA
IDD0	IDD0 ₂	VDD2	75	mA
	IDD0 _Q	VDDQ	1.2	mA
	IDD2P ₁	VDD1	1.5	mA
IDD2P	IDD2P ₂	VDD2	3.5	mA
	IDD2P _Q	VDDQ	1.2	mA
	IDD2PS ₁	VDD1	1.5	mA
IDD2PS	IDD2PS ₂	VDD2	3.5	mA
	IDD2PS _Q	VDDQ	1.2	mA
	IDD2N ₁	VDD1	3.5	mA
IDD2N	IDD2N ₂	VDD2	30	mA
	IDD2N _Q	VDDQ	1.2	mA
	IDD2NS ₁	VDD1	3.5	mA
IDD2NS	IDD2NS ₂	VDD2	25	mA
	IDD2NS _Q	VDDQ	1.2	mA
	IDD3P ₁	VDD1	2.5	mA
IDD3P	IDD3P ₂	VDD2	15	mA
	IDD3P _Q	VDDQ	1.2	mA
	IDD3PS ₁	VDD1	2.5	mA
IDD3PS	IDD3PS ₂	VDD2	15	mA
	IDD3PS _Q SUUL S	Oal Kyddq Sall	15 ung 1.2 om	mA
	IDD3N ₁	VDD1	4	mA
IDD3N	IDD3N ₂	VDD2	36	mA
	IDD3N _Q	VDDQ	1.2	mA
	IDD3NS ₁	VDD1	4	mA
IDD3NS	IDD3NS ₂	VDD2	30	mA
	IDD3NS _Q	VDDQ	1.2	mA
	IDD4R ₁	VDD1	6.8	mA
IDD4R	IDD4R ₂	VDD2	290	mA
	IDD4R _Q	VDDQ	410	mA
	IDD4W ₁	VDD1	4.5	mA
IDD4W	IDD4W ₂	VDD2	310	mA
	IDD4W _Q	VDDQ	130	mA
	IDD5 ₁	VDD1	150	mA
IDD5	IDD5 ₂	VDD2	180	mA
	IDD5 _Q	VDDQ	1.2	mA
	IDD5AB ₁	VDD1	9	mA
IDD5AB	IDD5AB ₂	VDD2	40	mA
	IDD5AB _Q	VDDQ	1.2	mA



	Symbol		Power Supply	8Gb 2Ch x16 3733Mbps	Units	
	IDD5P	B ₁	VDD1	9	mA	
IDD5PB	IDD5PB ₂		VDD2	40	mA	
	IDD5PI	B_Q	VDDQ	1.2	mA	
	IDD6 ₁	25°C	- VDD1	1	mA	
		85°C		8	IIIA	
IDD6	IDD6 ₂	25°C	VDD2	1	- mA	
IDDO	15502	85°C	VDDZ	10		
	IDD6 _Q	25°C	VDDQ	0.4	- mA	
	IDD0Q	85°C	VDDQ	0.8		

NOTE:

SAMSUNG

s0015.park@samsung.com

¹⁾ See Table 36, LPDDR4 IDD Specification Parameters and Operating Conditions for notes.

13.0 AC AND DC OUTPUT MEASUREMENT LEVELS

13.1 Single Ended AC and DC Output Levels

Table 38 shows the output levels used for measurements of single ended signals.

[Table 38] Single-ended AC and DC Output Levels

		Value				
Symbol	Parameter	Under LPDDR4- TBD Un-term	TBD to 3200 VSSQ term	3200 to 4266 VSSQ term	Unit	Notes
V _{OH} (DC)	AC, DC output high measurement level	VDDQ-0.55	VDDQ/3	TBD	٧	1
V _{OL} (DC)	AC, DC output low measurement level	VSSQ	VSSQ	VSSQ	٧	

NOTE:

1) 60ohm ODT value is assumed.



s0015.park@samsung.com

13.2 Pull-down and Pull-up Driver Characteristics and Calibration

[Table 39] Pull-down Driver Characteristics, with ZQ Calibration

R _{ONPD,NOM}	Resistor	Min	Nom	Max	Unit
40.0 Ohm	R _{ON40PD}	0.90	1.00	1.10	R _{ZQ/6}
48.0 Ohm	R _{ON48PD}	090	1.00	1.10	R _{ZQ/5}
60.0 Ohm	R _{ON60PD}	0.90	1.00	1.10	R _{ZQ/4}
80.0 Ohm	R _{ON80PD}	0.90	1.00	1.10	R _{ZQ/3}
120.0 Ohm	R _{ON120PD}	0.90	1.00	1.10	R _{ZQ/2}
240.0 Ohm	R _{ON240PD}	0.90	1.00	1.10	R _{ZQ/1}

NOTE:

[Table 401 Pull-up Characteristics, with ZQ Calibration

VOH _{PU} , nom	VOH,nom (mV)	Min	Nor	Max	Unit
VDDQ/2.5	440	0.90	1.0	1.10	VOH,nom
VDDQ/3	367	0.90	1.0	1.10	VOH,nom

NOTE:

- 1) All values are after ZQ Calibration. Without ZQ Calibration VOH(nom) values are ± 30%
- 2) VOH,nom (mV) values are based on a nominal VDDQ = 1.1V.

[Table 41] Valid Calibration Points

VOH _{PU} , nom	ODT Value								
	240	120	80	60	48	40			
VDDQ/2.5	VALID	VALID	VALID	DNU	DNU	DNU			
VDDQ/3	VALID	VALID	VALID	VALID	VALID	VALID			

- 1) Once the output is calibrated for a given VOH(nom) calibration point, the ODT value may be changed without recalibration.
- If the VOH(nom) calibration point is changed, then re-calibration is required.
 DNU = Do Not Use.

[Table 42] Pull-down Characteristics without ZQ Calibration 5 mark (1) earner 1 mark

R _{ONPD,NOM}	Resistor	Vout	Min	Nom	Max	Unit	Notes
40.0Ω	R _{ON40PD}	0.5 × V _{OH}	0.70	1.00	1.30	R _{ZQ/6}	1
48.0Ω	R _{ON48PD}	0.5 × V _{OH}	0.70	1.00	1.30	R _{ZQ/5}	1

[Table 43] Pull-up Characteristics without V_{OH} Calibration (Die to Die variation)

VOH _{PU} , (nom)	VOH(nom) (mV)		Variation	Unit	Notes		
νοπρ η, (ποπη	vori(iioiii) (iiiv)	Min	Nor	Max	Oille	Notes	
VDDQ/2.5	440	0.70	1.0	1.30	VOH(nom)	1	
VDDQ/3	367	0.70	1.0	1.30	VOH(nom)	1	

[Table 44] V_{OUT} level of un-terminated condition

Parameter	Symbol	Min	Max	Unit	Note
Output High voltage level when ODT of memory controller is turned off	V _{OH} _unterm	VDDQ-0.55	VDDQ-0.15	V	



¹⁾ All value are after ZQ Calibration. Without ZQ Calibration RONPD values are ± 30%.

¹⁾ Across entire operating temperature range, without calibration.

¹⁾ ODT value of Memory controller should be informed with MRW before V_{OH} calibration.

14.0 ELECTRICAL CHARACTERISTICS AND AC TIMING

14.1 Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the LPDDR4 device

14.1.1 Definition for tCK(avg) and nCK

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$tCK(avg) = \left(\sum_{j=1}^{N} tCK_{j}\right)/N$$

$$where \qquad N = 200$$

Unit 'tCK(avg)' represents the actual clock average tCK(avg) of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges.

tCK(avg) may change by up to +/-1% within a 100 clock cycle window, provided that all jitter and timing specs are met.

14.1.2 Definition for tCK(abs)

t_{CK}(abs) is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge. \mathbf{t}_{CK} (abs) is not subject to production test.

14.1.3 Definition for tCH(avg) and tCL(avg)

 t_{CH} (avg) is defined as the average high pulse width, as calculated across any consecutive 200 high pulses

$$tCH(avg) = \left(\sum_{j=1}^{N} tCH_{j}\right) / (N \times tCK(avg))$$

$$where \qquad N = 200$$

t_{CI} (avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$tCL(avg) = \left(\sum_{j=1}^{N} tCL_{j}\right) / (N \times tCK(avg))$$

$$where \qquad N = 200$$

14.1.4 Definition for tJIT(per)

 \mathbf{t}_{JIT} (per) is the single period jitter defined as the largest deviation of any signal tCK from tCK(avg).

 $\mathbf{t}_{.IIT}(per) = Min/max \text{ of } \{tCK_i - tCK(avg) \text{ where } i = 1 \text{ to } 200\}.$

 $\mathbf{t}_{\mathsf{JIT}}(\mathsf{per})_{\mathsf{act}}$ is the actual clock jitter for a given system.

 $\mathbf{t}_{\text{JIT}}(\text{per})_{\text{-allowed}}$ is the specified allowed clock period jitter.

t_{.IIT}(per) is not subject to production test.

datasheet

14.1.5 Definition for tJIT(cc)

tJIT(cc) is defined as the absolute difference in clock period between two consecutive clock cycles.

 $\mathbf{t}_{J|T}(cc) = \text{Max of } |\{tCK_{i+1} - tCK_{i}\}|.$

t_{.IIT}(cc) defines the cycle to cycle jitter.

 $\mathbf{t}_{\mathsf{JIT}}(\mathsf{cc})$ is not subject to production test.

14.1.6 Definition for tERR(nper)

t_{ERR}(nper) is defined as the cumulative error across n multiple consecutive cycles from tCK(avg).

 $\mathbf{t}_{\mathsf{ERR}}(\mathsf{nper})_{\mathsf{act}}$ is the actual clock jitter over n cycles for a given system.

 $\mathbf{t}_{\mathsf{ERR}}(\mathsf{nper})_{\mathsf{,allowed}}$ is the specified allowed clock period jitter over n cycles.

t_{ERR}(nper) is not subject to production test.

$$tERR(nper) = \left(\sum_{j=i}^{i+n-1} tCK_{j}\right) - n \times tCK(avg)$$

t_{ERR}(nper),min can be calculated by the formula shown below:

$$tERR(nper), min = (1 + 0.68LN(n)) \times tJIT(per), min$$

t_{ERR}(nper),max can be calculated by the formula shown below

$$tERR(nper), max = (1 + 0.68LN(n)) \times tJIT(per), max$$

Using these equations, $\mathbf{t}_{\mathsf{ERR}}$ (nper) tables can be generated for each $\mathbf{t}_{\mathsf{JIT}}$ (per),act value.

14.1.7 Definition for duty cycle jitter tJIT(duty)

 $\mathbf{t}_{\text{IIT}}(\text{duty})$ is defined with absolute and average specification of tCH / tCL.

$$tJIT(duty)$$
, $min = MIN((tCH(abs), min - tCH(avg), min), (tCL(abs), min - tCL(avg), min)) \times tCK(avg)$

$$tJIT(duty), max = MAX((tCH(abs), max - tCH(avg), max), (tCL(abs), max - tCL(avg), max)) \times tCK(avg)$$

14.1.8 Definition for tCK(abs), tCH(abs) and tCL(abs)

These parameters are specified per their average values, however it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times.

[Table 45] Definition for tCK(abs), tCH(abs), and tCL(abs)

Parameter	Symbol	Min	Unit
Absolute Clock Period	t _{CK} (abs)	tCK(avg),min + tJIT(per),min	ps
Absolute Clock HIGH Pulse Width	t _{CH} (abs)	tCH(avg),min + tJIT(duty),min / tCK(avg)min	tCK(avg)
Absolute Clock LOW Pulse Width	t _{CL} (abs)	tCL(avg),min + tJIT(duty),min / tCK(avg)min	tCK(avg)



¹⁾ tCK(avg),min is expressed is ps for this table

²⁾ tJIT(duty), min is a negative value.

14.2 Period Clock Jitter

LPDDR4 devices can tolerate some clock period jitter without core timing parameter de-rating. This section describes device timing requirements in the presence of clock period jitter (tJIT(per)) in excess of the values found in Table 47, LPDDR4 AC Timing Table and how to determine cycle time de-rating and clock cycle de-rating.

14.2.1 Clock period jitter effects on core timing parameters

(tRCD, tRP, tRTP, tWR, tWRA, tWTR, tRC, tRAS, tRRD, tFAW)

Core timing parameters extend across multiple clock cycles. Period clock jitter will impact these parameters when measured in numbers of clock cycles. When the device is operated with clock jitter within the specification limits, the LPDDR4 device is characterized and verified to support tnPARAM = RU{tPARAM / tCK(avg)}.

When the device is operated with clock jitter outside specification limits, the number of clocks or tCK(avg) may need to be increased based on the values for each core timing parameter.

14.2.1.1 Cycle time de-rating for core timing parameters

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the amount of cycle time de-rating (in ns) required if the equation results in a positive value for a core timing parameter.

$$CycleTimeDerating = MAX \left\{ \left(\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tnPARAM} - tCK(avg) \right), 0 \right\}$$

A cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time de-ratings determined for each individual core timing parameter.

14.2.1.2 Clock Cycle de-rating for core timing parameters

For a given number of clocks (tnPARAM) for each core timing parameter, clock cycle de-rating should be specified with amount of period jitter (tJIT(per)). For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the clock cycle derating (in clocks) required if the equation results in a positive value for a core timing parameter.

$$ClockCycleDerating = RU \left\{ \frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tCK(avg)} \right\} - tnPARAM$$

A clock cycle de-rating analysis should be conducted for each core timing parameter.

14.2.2 Clock jitter effects on Command/Address timing parameters

Command/address timing parameters (t_{IS} , t_{IH} , t_{ISb} , t_{IHb}) are measured from a command/address signal (CS or CA[5:0]) transition edge to its respective clock signal (CK_t/ CK_c) crossing. The specification values are not affected by the tJIT(per) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.



14.2.3 Clock jitter effects on Read timing parameters

14.2.3.1 tRPRE

When the device is operated with input clock jitter, tRPRE needs to be de-rated by the actual period jitter (tJIT(per),act,max) of the input clock in excess of the allowed period jitter (tJIT(per),allowed,max). Output de-ratings are relative to the input clock.

$$tRPRE(min, derated) = 0.9 - \left(\frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)}\right)$$

For example,

if the measured jitter into a LPDDR4 device has tCK(avg) = 625ps, tJIT(per),act,min = -xx, and tJIT(per),act,max = +xx ps, then tRPRE,min,derated = 0.9 - (tJIT(per),act,max - tJIT(per),allowed,max)/tCK(avg) = 0.9 - (xx - xx)/xx = yy tCK(avg).

14.2.3.2 tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)

These parameters are measured from a specific clock edge to a data signal (DMn, DQm.: n=0,1,2,3. m=0 -31) transition and will be met with respect to that clock edge. Therefore, they are not affected by the amount of clock jitter applied (i.e. tJIT(per).

14.2.3.3 tQSH, tQSL

These parameters are affected by duty cycle jitter which is represented by tCH(abs)min and tCL(abs)min.

These parameters determine absolute Data-Valid window(DVW) at the LPDDR4 device pin.

Absolute min DVW @LPDDR4 device pin = min { (tQSH(abs)min - tDQSQmax), (tQSL(abs)min - tDQSQmax) }

This minimum DVW shall be met at the target frequency regardless of clock jitter.

14.2.3.4 tRPST

tRPST is affected by duty cycle jitter which is represented by tCL(abs). Therefore tRPST(abs)min can be specified by tCL(abs)min. tRPST(abs)min = tCL(abs)min - 0.05 = tQSL(abs)min

14.2.4 Clock jitter effects on Write timing parameters

14.2.4.1 tDS, tDH

These parameters are measured from a data signal (DMn, DQm.: n=0,1,2,3. m=0 -31) transition edge to its respective data strobe signal (DQSn_t, DQSn_c: n=0,1,2,3) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), as the setup and hold are relative to the data strobe signal crossing that latches the data. Regardless of clock jitter values, these values shall be met.

14.2.4.2 tDSS. tDSH

These parameters are measured from a data strobe signal (DQSx_t, DQSx_c) crossing to its respective clock signal (CK_t/CK_c) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per)), as the setup and hold of the data strobes are relative to the corresponding clock signal crossing. Regardless of clock jitter values, these values shall be met.



14.2.4.3 tDQSS

This parameter is measured from a data strobe signal (DQSx_t, DQSx_c) crossing to the subsequent clock signal (CK_t/CK_c) crossing. When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual period jitter tJIT(per),act of the input clock in excess of the allowed period jitter tJIT(per),allowed.

$$tDQSS(min, derated) = 0.75 - \frac{tJIT(per), act, min - tJIT(per), allowed, min}{tCK(avg)}$$

$$tDQSS(max, derated) = 1.25 - \frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)}$$

For example,

if the measured jitter into an LPDDR4 device has tCK(avg) = 625ps, tJIT(per),act,min = -xxps, and tJIT(per),act,max = +xx ps, then:

tDQSS,(min,derated) = 0.75 - (-xx + yy)/625 = xxxx tCK(avg)

tDQSS,(max,derated) = 1.25 - (xx.yy)/625 = xxxx tCK(avg)

14.3 LPDDR4 Refresh Requirements by Device Density

Between SRX command and SRE command, at least one extra refresh command is required. After the DRAM Self Refresh Exit command, in addition to the normal Refresh command at t_{REFI} interval, the LPDDR4 DRAM requires minimum of one extra Refresh command prior to Self Refresh Entry command.

[Table 46] LPDDR4 Refresh Requirement Parameters

Parameter Symbol		Symbol	8Gb	Unit
density per Channel			4Gb	
Number of Banks per Channel			8	
Refresh Window Tcase ≤ 85°C		t _{REFW}	32	ms
Refresh Window 1/2-Rate Refresh		t _{REFW}	16	ms
Refresh Window 1/4-Rate Refresh	S0015	park _{trefw} sams	ing-gom	ms
Required number of REFRESH commands in a t _{REFW} window (min)		R	8,192	-
Average Refresh Internal	REFab	t _{REFI}	3.906	us
Average Neiresh internal	REFpb	t _{REFIPB}	488	ns
Refresh Cycle time (All Banks)	esh Cycle time (All Banks)		180	ns
Refresh Cycle time (Per Bank)		t _{RFCpb}	90	ns

NOTE:

1) Refresh for each channel is independent of the other channel on the die, or other channels in a package. Power delivery in the user's system should be verified to make sure the DC operating conditions are maintained when multiple channels are refreshed simultaneously.



14.4 AC Timing

[Table 47] LPDDR4 AC Timing Table

Parameter	Symbol	Min/	LPDDR4	Unit
i didilictor	Cymbol	Max	3733Mbps	
Maximum clock frequency		~	1866	MHz
Cloc	k Timing			
Average Clock Period	t _{CK(avg)}	MIN	0.536	ns
	J. (a.g)	MAX	100	
Average HIGH pulse width	t _{CH(avg)}	MIN	0.45 0.55	t _{CK} (avg)
		MIN	0.45	t _{CK} (avg)
Average LOW pulse width	t _{CL(avg)}	MAX	0.55	
Absolute clock period	t _{CK(abs)}	MIN	t _{CK} (avg) MIN + t _{JIT} (per) MIN	ns
AL 14 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			0.43	+ /0::=1
Absolute clock HIGH pulse width	t _{CH(abs)}	MAX	0.57	t _{CK} (avg)
Absolute clock LOW pulse width	taur	MIN	0.43	t _{CK} (avg)
Absolute Glock LOW pulse width	t _{CL(abs)}	MAX	0.57	
Clock period jitter	t _{JIT(per)}	MIN	-36	ps
		MAX	36	
Maximum Clock Jitter between two consecutive clock cycles	t _{JIT(cc)}	MAX	72	ps
Duty cycle jitter (with supported jitter)	t _{JIT(duty)} , allowed	MIN	$\begin{aligned} & & & & \text{min}((t_{CH}(abs), \text{min - } t_{CH}(avg), \text{min}), \\ & & & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & \\ & & & \\ & \\ & & \\ & & \\ & & \\ & & \\ & \\ & & \\ & \\ & & \\ & \\ & & \\ & \\ & &$	ne
outy cycle jitter (with supported jitter)		MAX	$\begin{aligned} & \max((t_{CH}(abs), max - t_{CH}(avg), max), \\ & (t_{CL}(abs), max - t_{CL}(avg), max)) \times t_{CK}(avg) \end{aligned}$	ps
Core	Parameters			
READ latency(no DBI)	RL	MIN	32	t _{CK} (avg)
WRITE latency (set A)	NL (I)	MIN	osuna c¹6 m	t _{CK} (avg)
ACTIVATE-to-ACTIVATE command period (same bank)	t _{RC}	MIN	t_{RAS} + t_{RPab} (with all-bank precharge) t_{RAS} + t_{RPpb} (with per-bank precharge)	ns
Minimum Self-Refresh Time (Entry to Exit)	t _{SR}	MIN	max(15ns, 3tCK)	ns
SELF REFRESH exit to next valid command delay	t _{XSR} ^{20), 25)}	MIN	Max (t _{RFCab} + 7.5ns, 2tCK)	ns
Exit power down to next valid command delay	t _{XP} ²⁰⁾	MIN	Max(7.5ns, 5tCK)	ns
CAS-to-CAS delay	t _{CCD}	MIN	BL/2	t _{CK} (avg)
Internal READ to PRECHARGE command delay	t _{RTP}	MIN	Max(7.5ns, 8tCK)	ns
RAS-to-CAS delay	t _{RCD}	MIN	Max (18ns, 4tCK)	ns
Row precharge Time (single bank)	t _{RPpb}	MIN	Max (18ns, 4tCK)	ns
Row Precharge Time (all banks)	t _{RPab}	MIN	Max(21ns, 4tCK)	ns
	1	MIN	Max(42ns, 3tCK)	ns
Row active time	t _{RAS}	MAX	min (9 × t _{REFI} × Refresh Rate ¹⁹⁾ , 70.2)	us
WRITE recovery time	t _{WR}	MIN	Max(18ns, 6tCK)	ns
WRITE-to-READ delay	t _{WTR}	MIN	Max(10ns, 8tCK)	ns
Active bank-A to Active bank-B	t _{RRD}	MIN	Max(10ns, 4tCK)	ns
Precharge to Precharge Delay	t _{PPD} ¹⁹⁾	MIN	4	tCK
Four-bank ACTIVATE Window	t _{FAW}	MIN	40	ns
CKE minimum pulse width during SELF REFRESH (low pulse width during SELF REFRESH)	t _{CKELPD}	MIN	Max(7.5ns, 3tCK)	ns
· · · · · · · · · · · · · · · · · · ·	 Parameters ⁴⁾			



Max 3733Mbps 45ck 5ck	Parameter	Symbol	Min/	LPDDR4	Unit
	, arameter	,	Max	3733Mbps	ot
1.5 ICK Read postamble	Read preamble	t _{RPRE} 5), 8)	MIN	2.0	t _{CK} (avg)
Description	0.5 tCK Read postamble	t _{RPST} 5), 9)	MIN	0.5	t _{CK} (avg)
Page	1.5 tCK Read postamble	t _{RPST}	MIN	1.5	t _{CK} (avg)
Part	DQ low-impedance time from CK_t, CK_c	t _{LZ(DQ)} 5)	MIN	(RL × t _{CK}) + t _{DQSCK(Min)} - 200ps	ps
1.2006 1.20	DQ high impedance time from CK_t, CK_c	t _{HZ(DQ)} 5)	MAX		ps
	DQS_c low-impedance time from CK_t, CK_c	t _{LZ(DQS)} 5)	MIN	- 200ps	ps
DOS output access time from CK_t/CK_c DOSCK_t DOSC	DQS_c high impedance time from CK_t, CK_c	t _{HZ(DQS)} 5)	MAX	$ (RL \times t_{CK}) + t_{DQSCK(Max)} $ + (RPST(Max) × t_{CK}) - 100ps	ps
Page	tDQSC	K Parameters			
DQS output access time from CK_UCK_c temperature variation	DQS output access time from CK_t/CK_c	t _{DOSCK} 14)			ps
lemp 5 MAX			MAX	3500	
volt 16	DQS output access time from CK_t/CK_c temperature variation		MAX	4	ps/°C
Self Refresh Parameters	DQS output access time from CK_t/CK_c voltage variation		MAX	7	ps/mV
Delay from SRE command to CKE Input Iow Lescree 24 MIN Max(1.75ns, 3nCK) ns	CK to DQS rank to rank variation	t _{DQSCK_rank2ran}	MAX	1.0	ns
Write command to 1st DQS latching transition toosh	Self Refr	esh Parameters			
Min 0.75	Delay from SRE command to CKE Input low	t _{ESCKE} ²⁴⁾	MIN	Max(1.75ns, 3nCK)	ns
Command to 1st DQS latching transition	WRITE	Parameters ⁴⁾			
MAX		tross	MIN	0.75	t _{CK} (avg)
DQS input low-level width	c0015	ark@	201	neuna com	
Comparison Com					t _{CK} (avg)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					
Write preamble t_{WPRE} MIN 2.0 $t_{CK}(av)$ 0.5 tCK Write postamble t_{WPST}^{21} MIN 0.5 $t_{CK}(av)$ 0.5 tCK Write postamble t_{WPST}^{21} MIN 1.5 $t_{CK}(av)$ 1.5 tCK Write postamble t_{WPST}^{21} MIN 1.5 tCK MIN 1.7 tCK MIN 1					
$t_{WPST}^{21)} \text{MIN} \qquad 0.5 \qquad t_{CK}(av) \\ t_{CK}(av) \\ t_{WPST}^{21)} \text{MIN} \qquad 0.5 \qquad t_{CK}(av) \\ t_{CK}(av) \\ \hline \textbf{ZQ Calibration Parameters} \\ \textbf{ZQ Calibration Parameters} \\ \textbf{ZQ Calibration Values Latch Time} \qquad t_{ZQCAL} \qquad \textbf{MIN} \qquad 1 \qquad us \\ \textbf{ZQ Calibration RESET time} \qquad t_{ZQCAESET} \qquad \textbf{MIN} \qquad \text{Max (30ns, 8tCK)} \qquad ns \\ \textbf{ZQ Calibration RESET time} \qquad t_{ZQRESET} \qquad \textbf{MIN} \qquad \text{Max (50ns, 3tCK)} \qquad ns \\ \textbf{Power Down Parameters} \\ \textbf{ZKE minimum pulse width (HIGH and LOW pulse width)} \qquad t_{CKE} \qquad \textbf{MIN} \qquad \text{max(7.5ns, 4tCK)} \qquad ns \\ \textbf{Delay from Valid command to CKE Input low} \qquad t_{CMDCKE}^{24} \qquad \textbf{MIN} \qquad \text{Max(1.75ns, 3tCK)} \qquad ns \\ \textbf{Valid Clock Requirement after CKE Input Low} \qquad t_{CKELCK}^{24} \qquad \textbf{MIN} \qquad \text{Max(5ns, 5tCK)} \qquad -1 \\ \textbf{Valid CS Requirement after CKE Input Low} \qquad t_{CKELCS} \qquad \textbf{MIN} \qquad \text{Max(5ns, 5tCK)} \qquad ns \\ \textbf{Valid CS Requirement after CKE Input Low} \qquad t_{CKELCS} \qquad \textbf{MIN} \qquad \text{Max(5ns, 5tCK)} \qquad ns \\ \textbf{Valid Clock Requirement before CKE Input Low} \qquad t_{CKELCS} \qquad \textbf{MIN} \qquad \text{Max(5ns, 5tCK)} \qquad ns \\ \textbf{Valid Clock Requirement before CKE Input High} \qquad t_{CKCKEH}^{24} \qquad \textbf{MIN} \qquad \text{Max(7.5ns, 3tCK)} \qquad -1 \\ \textbf{Ext power- down to next valid command delay} \qquad t_{XP}^{24} \qquad \textbf{MIN} \qquad \text{Max(7.5ns, 5tCK)} \qquad ns \\ \textbf{Max(7.5ns, 5tCK)} \qquad ns \\ Ma$					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	<u> </u>				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	•		MIN	0.5	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1.5 tCK Write postamble			1.5	t _{CK} (avg)
CQ Calibration Values Latch Time t_{ZQLAT} MN Max (30ns, 8tCK) ns $t_{ZQRESET}$ MIN Max (50ns, 3tCK) ns $t_{ZQRESET}$ MIN Max (7.5ns, 4tCK) ns $t_{ZQRESET}$ MIN Max (7.5ns, 4tCK) ns $t_{ZQRESET}$ MIN Max (1.75ns, 3tCK) ns $t_{ZQRESET}$ MIN Max (1.75ns, 3tCK) ns $t_{ZQRESET}$ MIN Max (50ns, 5tCK) $t_{ZQRESET}$ MIN Max					
Power Down Parameters CKE minimum pulse width (HIGH and LOW pulse width) t_{CKE} MIN t_{CKE} MIN t_{CMDCKE}^{24} MIN t_{CMDCKE}^{24} MIN t_{CMDCKE}^{24} MIN t_{CMDCKE}^{24} MIN t_{CMDCKE}^{24} MIN t_{CMDCKE}^{24} MIN t_{CKELCK}^{24}				·	us
Power Down Parameters CKE minimum pulse width (HIGH and LOW pulse width) t_{CKE} MIN t_{CMDCKE} MIN t_{CMDCKE} MIN Max(1.75ns, 4tCK) t_{CMDCKE} MIN Max(1.75ns, 3tCK) t_{CMDCKE} MIN Max(5ns, 5tCK) t_{CMDCKE} MIN Max(1.75ns, 3tCK) t_{CMDCKE} MIN Max(1.75ns, 3tCK) t_{CMDCKE} MIN Max(1.75ns, 3tCK) t_{CMDCKE} MIN Max(1.75ns, 5tCK) t_{CMDCKE}					
CKE minimum pulse width (HIGH and LOW pulse width) t_{CKE} MIN t_{CMDCKE}^{24} MIN t_{CMDCKE}^{24} MIN t_{CMDCKE}^{24} MIN t_{CMDCKE}^{24} MIN t_{CMDCKE}^{24} MIN t_{CKELCK}^{24}			MIN	Max (50ns, 3tCK)	ns
Delay from Valid command to CKE Input low $t_{CMDCKE}^{24)}$ MIN Max(1.75ns, 3tCK) ns /alid Clock Requirement after CKE Input low $t_{CKELCK}^{24)}$ MIN Max(5ns, 5tCK) - Valid CS Requirement before CKE Input Low t_{CSCKE} MIN 1.75 ns /alid CS Requirement after CKE Input Low t_{CKELCS} MIN Max(5ns,5tCK) ns /alid Clock Requirement before CKE Input High $t_{CKCKEH}^{24)}$ MIN Max(1.75ns, 3tCK) - Exit power- down to next valid command delay $t_{XP}^{24)}$ MIN Max(7.5ns, 5tCK) ns		T .	MINI	mov/7 Eng. AtCK)	no
/alid Clock Requirement after CKE Input Iow $t_{CKELCK}^{24)}$ MIN Max(5ns, 5tCK) - Alid CS Requirement before CKE Input Low t_{CSCKE} MIN 1.75 ns //alid CS Requirement after CKE Input Low t_{CKELCS} MIN Max(5ns,5tCK) ns //alid Clock Requirement before CKE Input High $t_{CKCKEH}^{24)}$ MIN Max(1.75ns, 3tCK) - Exit power- down to next valid command delay $t_{XP}^{24)}$ MIN Max(7.5ns, 5tCK) ns	<u> </u>			, , ,	
/alid CS Requirement before CKE Input Low t_{CSCKE} MIN 1.75 ns /alid CS Requirement after CKE Input Low t_{CKELCS} MIN Max(5ns,5tCK) ns /alid Clock Requirement before CKE Input High $t_{CKCKEH}^{24)}$ MIN Max(1.75ns, 3tCK) - Exit power- down to next valid command delay $t_{XP}^{24)}$ MIN Max(7.5ns, 5tCK) ns	· · · · · · · · · · · · · · · · · · ·			, , ,	ns
/alid CS Requirement after CKE Input Low t_{CKELCS} MIN Max(5ns,5tCK) ns /alid Clock Requirement before CKE Input High $t_{CKCKEH}^{24)}$ MIN Max(1.75ns, 3tCK) - Exit power- down to next valid command delay $t_{XP}^{24)}$ MIN Max(7.5ns, 5tCK) ns	<u> </u>			· · ·	-
/alid Clock Requirement before CKE Input High $t_{CKCKEH}^{24)}$ MIN Max(1.75ns, 3tCK) - Exit power- down to next valid command delay $t_{XP}^{24)}$ MIN Max(7.5ns, 5tCK) ns	·				ns
Exit power- down to next valid command delay $t_{XP}^{-24)}$ MIN Max(7.5ns, 5tCK) ns				·	ns
	Valid Clock Requirement before CKE Input High		MIN	Max(1.75ns, 3tCK)	-
/alid CS low Requirement before CKE Input High t _{CSCKEH} MIN 1.75 ns	Exit power- down to next valid command delay	t _{XP} ²⁴⁾	MIN	Max(7.5ns, 5tCK)	ns
	Valid CS low Requirement before CKE Input High	tcsckeh	MIN	1.75	ns



_ ,		Min/	LPDDR4		
Parameter	Symbol	Max	3733Mbps	Unit	
Valid CS Requirement after CKE Input High	t _{CKEHCS}	MIN	Max(7.5ns,5tCK)	ns	
Valid Clock and CS Requirement after CKE Input low after MRW Command	t _{MRWCKEL} ²⁴⁾	MIN	Max(14ns,10tCK)	ns	
Valid Clock and CS Requirement after CKE Input low after ZQ Calibration Start Command	t _{ZQCKE} ²⁴⁾	MIN	Max(1.75ns,3tCK)	ns	
Command Addres	ss Input Parame	eters ⁴⁾			
Rx Mask voltage - p-p	VcIVW	MAX	150	mV	
Rx timing window	TcIVW	MAX	0.3	UI*	
CA AC input pulse amplitude pk-pk	VIHL_AC	MIN	180	mV	
CA input pulse width	TcIPW	MIN	0.6	UI*	
Input Slew Rate over VcIVW	SRIN_cIVW	MIN MAX	1 7	V/ns	
Mode Register	Read/Write Tim	ning			
Additional time after tXP has expired until MRR command may be issued	t _{MRRI}	MIN	t _{RCD} + 3nCK	-	
MODE REGISTER READ command period	t _{MRR}	MIN	8	nCK	
MODE REGISTER WRITE command period	t _{MRW}	MIN	Max(10ns, 10nCK)	-	
Mode register set command delay	t _{MRD}	MIN	Max(14ns, 10tCK)	_	
Boot Parameters (10		11), 12), 1	, ,		
		max	100		
Clock Cycle Time	t _{CKb}	MIN	18	ns	
CKE Input Setup Time	tISCKEb	MIN	2.5	ns	
CKE Input Hold Time	t _{IHCKEb}	MIN	2.5	ns	
Address & Control Input Setup Time	t _{ISb}	MIN	1150	ps	
Address & Control Input Hold Time	t _{IHb}	MIN	1150	ps	
S0015.0	ark @:	MIN	nsung.c_{2.0} m		
DQS Output Data Access Time from CK_t/CK_c	t _{DQSCKb}	MAX	10.0	ns	
Data Strobe Edge to Output Data Edge	t _{DQSQb}	MAX	1.2	ns	
Command Bus	Training Param	eters			
Valid Clock Requirement after CKE Input low	t _{CKELCK}	MIN	Max(5ns, 5nCK)	-	
Data Setup for VREF Training Mode	t _{DStrain}	MIN	2	ns	
Data Hold for VREF Training Mode	t _{DHtrain}	MIN	2	ns	
Data out delay after CA training calibration command is programmed	t _{ADR}	MAX	20	ns	
CA calibration command to CA calibration command delay	t _{CACD} ²⁸⁾	MIN	RU(t _{ADR} /t _{CK})	tCK(avg)	
Valid Strobe Requirement before CKE Low	t _{DQSCKE} ²⁹⁾	MIN	10	ns	
First CA calibration Command after CKE is LOW	t _{CAENT}	MIN	250	ns	
VREF Step Time-multiple steps	t _{VREFCA} _LONG	MAX	250	ns	
VREF Step Time-one step	t _{VREFCA} _SHORT	MAX	80	ns	
Valid Clock Requirement before CS High	t _{CKPRECS}	MIN	$2t_{CK} + t_{XP} (t_{XP} = max(7.5ns, 5nCK))$	-	
Valid Clock Requirement after CS High	t _{CKPSTCS}	MIN	max(7.5ns, 5nCK)	-	
Minimum delay from CS to DQS toggle in command bus training	t _{CS_VREF}	MIN	2	tCK	
Minimum delay from CKE High to Strobe High Impedance	t _{CKEHDQS}	-	10	ns	
Valid Clock Requirement before CKE Input High	t _{CKCKEH}	MIN	Max(1.75ns, 3nCK)	-	
MRW CA exit command to DQ tri-state	t _{MRZ}	MIN	1.5	ns	
ODT turn-on Latency from CKE	t _{CKELODTon}	MIN	20	ns	
	L				




Parameter	Symbol	Min/	LPDDR4	Unit
rarameter	Syllibol	Max	3733Mbps	Offic
ODT turn-off Latency from CKE	t _{CKELODToff}	MIN	20	ns
Write Level	ing Parameters			
DQS_t/DQS_c delay after write leveling mode is programmed	t _{WLDQSEN}	MIN	20	tCK
Write preamble for Write Leveling	t _{WLWPRE}	MIN	20	tCK
First DQS_t/DQS_c edge after write leveling mode is programmed	t _{WLMRD}	MIN	40	tCK
Write leveling output delay	t _{WLO}	MAX	20	ns
Mode register set command delay	t _{MRD}	MIN	Max(14ns, 10tCK)	ns
Valid Clock Requirement before DQS Toggle	t _{CKPRDQS}	MIN	Max(7.5ns, 4tCK)	-
Valid Clock Requirement after DQS Toggle	t _{CKPSTDQS}	MIN	Max(7.5ns, 4tCK)	-
Write leveling hold time	t _{WLH} ²⁶⁾	MIN	60	ps
Write leveling setup time	t _{WLS} ²⁶⁾	MIN	60	ps
Write leveling input valid window	t _{WLIVW} ²⁷⁾	MIN	100	ps
Temperatu	e De-Rating ²⁰⁾	'		
DQS output access time from CK_t/CK_c (derated)	t _{DQSCK}	MAX	3600	ps
RAS-to-CAS delay (derated)	t _{RCD}	MIN	t _{RCD} + 1.875	ns
ACTIVATE-to- ACTIVATE command period (derated)	t _{RC}	MIN	t _{RC} + 3.75	ns
Row active time (derated)	t _{RAS}	MIN	t _{RAS} + 1.875	ns
Row precharge time (derated)	t _{RP}	MIN	t _{RP} + 1.875	ns
Active bank A to active bank B (derated)	t _{RRD}	MIN	t _{RRD} + 1.875	ns

s0015.park@samsung.com

NOTE:

- 1) Frequency values are for reference only. Clock cycle time (tCK) is used to determine device capabilities.
- 2) All AC timings assume an input slew rate of TBDV/ns.
- 3) Measured with 4 V/ns differential CK_t/CK_c slew rate and nominal VIX.
 4) READ, WRITE, and Input setup and hold values are referenced to V_{REF}.

5) For LOW-to-HIGH and HIGH-to-LOW transitions, the timing reference is at the point when the signal crosses the transition threshold (V_{TT}). tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). Operating and Timing Figure 12. [Burst Read:RL=12, BL=8, tDQSCK<tCK] shows a method to calculate the point when device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. 6) Output Transition Timing



7)The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential sig-

8) Measured from the point when DQS t/DQS c begins driving the signal to the point when DQS t/DQS c begins driving the first rising strobe edge. See Pre and Post-amble section in Operating & Timing spec

9) Measured from the last falling strobe edge of DQS_t/DQS_c to the point when DQS_t/DQS_c finishes driving the signal.

10) Input set-up/hold time for signal (CA[9:0], CS).

11) To ensure device operation before the device is configured, a number of AC boot-timing parameters are defined in this table. Boot parameter symbols have the letter b appended (for example, tCK during boot is tCKb).

12) The LPDDR4 device will set some default values upon receiving a RESET (MRW) command as specified in "Definition".

13) The output skew parameters are measured with default output impedance settings using the reference load.

14) Includes DRAM process, voltage and temperature variation. It includes the AC noise impact for frequencies > 20 MHz and max voltage of 45 mV pk-pk from DC-20 MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC Operating conditions.

15) tDQSCK_temp max delay variation as a function of Temperature.

16) tDQSCK_volt max delay variation as a function of DC voltage variation for VDDQ and VDD2. tDQSCK_volt should be used to calculate timing variation due to VDDQ and VDD2 noise < 20 MHz. Host controller do not need to account for any variation due to VDDQ and VDD2 noise > 20 MHz. The voltage supply noise must comply to the component Min-Max DC Operating conditions. The voltage variation is defined as the Max[abs{tDQSCKmin@V1-tDQSCKmax@V2}, abs{tDQSCKmax@V1-tDQSCKmin@V2}]/ abs{V1-V2}. For tester measurement VDDQ = VDD2 is assumed.

- 17) Precharge to precharge timing restriction does not apply to Auto-Precharge commands.
- 18) tXSR/tXP/tZQLAT are defined as "to the first rising clock edge next valid command".
- 19) Refresh Rate is specified by MR4, OP[2:0]
- 20) Timing derating applies for operation at 85°C to 105°C.
- 21) The length of Write Postamble depends on MR3 OP1 setting.
- 22) The same voltage and temperature are applied to tDQS2CK_rank2rank.
 23) tDQSCK_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.

24) Delay time has to satisfy both analog time(ns) and clock count(nCK). For example, t_{CMDCKE} will not expire until CK has toggled through at least 3 full cycles (3 *tCK) and 1.75ns has transpired. The case which 3nCK is applied to is shown below.




Figure 17. t_{CMDCKE} Timing

25) MRR-1, CAS-2, DES, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting are only allowed during this period.

26) In addition to the traditional setup and hold time specifications above, there is value in a input valid window based specification for write-leveling training. As the training is based on each device, worst case process skews for setup and hold do not make sense to close timing between CK and DQS.

27) twillyw is defined in a similar manner to tdIVW_Total, except that here it is a DQS input valid window with respect to CK. This would need to account for all VT (voltage and temperature) drift terms between CK and DQS within the DRAM that affect the write-leveling input valid window.

28) If tCACD is violated, the data for samples which violate tCACD will not be available, except for the last sample (where tCACD after this sample is met). Valid data for the last

29) DQS_t has to retain a low level during tDQSCKE period, as well as DQS_c has to retain a high level.



14.5 CA Rx Voltage and Timing

The command and address(CA) including CS input receiver compliance mask for voltage and timing is shown in the figure below. All CA, CS signals apply the same compliance mask and operate in single data rate mode.

The CA input receiver mask for voltage and timing is shown in the figure below is applied across all CA pins. The receiver mask (Rx Mask) defines the area that the input signal must not encroach in order for the DRAM input receiver to be expected to be able to successfully capture a valid input signal; it is not the valid data-eye.




Figure 18. CA Receiver (Rx) mask





Figure 19. Across pin $V_{REF\ CA}$ voltage variation

Vcent_CA(pin avg) is defined as the midpoint between the largest Vcent_CA voltage level and the smallest Vcent_CA voltage level across all CA and CS pins for a given DRAM component. Each CAVcent level is defined by the center, i.e. widest opening, of the cumulative data input eye as depicted in Figure 19.This clarifies that any DRAM component level variation must be accounted for within the DRAM CA Rx mask. The component level Vref will be set by the system to account for Ron and ODT settings.

CK_t, CK_c Data-in at DRAM Pin

Minimum CA Eye center aligned



TcIVW for all CA signals is defined as centered on the CK_t/CK_c crossing at the DRAM pin.

Figure 20. CA Timings at the DRAM pins

All of the timing terms in Figure 20 are measured from the CK_t/CK_c to the center (midpoint) of the TcIVW window taken at the VcIVW_total voltage levels centered around Vcent_CA (pin mid).




Figure 21. CA TcIPW and SRIN_cIVW definition (for each input pulse)

NOTE:
1) SRIN_cIVW=VcIVW_Total/(tr or tf), signal must be monotonic within tr and tf range.

datasheet




Figure 22. CA VIHL_AC definition (for each input pulse)

[Table 48] DRAM CMD/ADR, CS * UI=tCK(avg)min

Symbol	Parameter	DQ-1333 ^{A)}		DQ-1600/1866		DQ-3200		DQ-3733		Unit	NOTE
	r arameter	min	max	min	max	min	max	min	max	Oill	NOTE
VcIVW	Rx Mask voltage - p-p	-	175	-	175	-	155	-	150	mV	1,2,4
TcIVW	Rx timing window	1	0.3	-	0.3	-	0.3	-	0.3	UI*	1,2,3,4
VIHL_AC	CA AC input pulse amplitude pk-pk	210	-	210	-	190	-	180	-	mV	5,8
TcIPW	CA input pulse width	0.55	-	0.55	-	0.6	-	0.6	-	UI*	6
SRIN_cIVW	Input Slew Rate over VcIVW	1	7	1	7	1	7	1	7	V/ns	7

NOTE:

- 1) CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.

- 2) Rx mask voltage and timing parameters at the pin including voltage and timing parameters at the pin including voltage and timing parameters at the pin including voltage and timing v peak voltage centered around Vcent_CA(pin mid) such that VIHL_AC/2 min must be met both above and below Vcent_CA.
- 6) CA only minimum input pulse width defined at the Vcent_CA(pin mid).
- 7) Input slew rate over VcIVW Mask centered at Vcent_CA(pin mid).
- 8) VIHL_AC does not have to be met when no transitions are occurring.

A) The following Rx voltage and absolute timing requirements apply for DQ operating frequencies at or below 1333 for all speed bins. For example the TcIVW(ps) = 450ps at or below 1333 operating frequencies.

14.6 DRAM Data Timing




Figure 23. Read data timing definitions tQH and tDQSQ across on DQ signals per DQS group




Figure 24. Read data timing tQW valid window defined per DQ signal

[Table 49] Read output timings

Parameter	Symbol			LPDDR 24	DDDB4-3200			LPDDR4-3733		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data Timing											
DQS_t,DQS_c to DQ Skew total, per group, per access (DBI-Disabled)	t _{DQSQ}	-	0.18	-	0.18	-	0.18	-	0.18	UI	1
DQ output hold time total from DQS_t, DQS_c (DBI-Disabled)	t _{QH}	min(t _{QS}	-	min(t _{QS}	-	min(t _{QS}	-	min(t _{QS}	1	UI	1
DQ output window time total, per pin (DBI-Disabled)	t _{QW_total}	0.75	-	0.73	-	0.7	-	0.7	-	UI	1,4
DQ output window time deterministic, per pin (DBI-Disabled)	t _{QW_dj}	-	TBD	-	TBD	-	TBD	-	TBD	UI	1,4,3
DQS_t,DQS_c to DQ Skew total, per group, per access (DBI Enabled)	t _{DQSQ_DB}	-	TBD	-	TBD	-	TBD	-	TBD	UI	1
DQ output hold time total from DQS_t, DQS_c (DBI-Enabled)	t _{QH_DBI}	min(t _{QSH_D} BI, t _{QSL_DBI})	-	min(t _{QSH_D} BI, t _{QSL_DBI})	-	min(t _{QSH_D} BI, t _{QSL_DBI})	-	min(t _{QSH_D} BI, t _{QSL_DBI})	-	UI	1
DQ output window time total, per pin (DBI-Enabled)	t _{QW_total_}	TBD	-	TBD	-	TBD	-	TBD	-	UI	1,4
Data Strobe Timing											
DQS, DQS# differential output low time (DBI-Disabled)	t _{QSL}	t _{CL(abs)} - 0.05	-	t _{CL(abs)} - 0.05	-	t _{CL(abs)} - 0.05	-	t _{CL(abs)} - 0.05	ı	t _{CK(avg)}	4,5
DQS, DQS# differential output high time (DBI-Disabled)	t _{QSH}	t _{CH(abs)} - 0.05	-	t _{CH(abs)} - 0.05	-	t _{CH(abs)} - 0.05		t _{CH(abs)} - 0.05	-	t _{CK(avg)}	4,6
DQS, DQS# differential output low time (DBI-Enabled)	t _{QSL_DBI}	t _{CL(abs)} - 0.045	7.	t _{CL(abs)} - 0.045		t _{CL(abs)} - 0.045		t _{CL(abs)} - 0.045	-	t _{CK(avg)}	5,7
DQS, DQS# differential output high time (DBI-Enabled)	t _{QSH_DBI}	t _{CH(abs)} - 0.045	5 n	t _{CH(abs)} - 0.045	a sa	t _{CH(abs)} - 0.045	uho	t _{CH(abs)} - 0.045	m	t _{CK(avg)}	6,7

Unit UI = tCK(avg)min/2

- 1) DQ to DQS differential jitter where the total includes the sum of deterministic and random timing terms for a specified BER. BER spec and measurement method are tbd.

- 2) The deterministic component of the total timing. Measurement method tbd.

 3) This parameter will be characterized and guaranteed by design.

 4) This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.

 5) tQSL describes the instantaneous differential output low pulse width on DQS_t DQS_c, as measured from on falling edge to the next consecutive rising edge.
- 6) tQSH describes the instantaneous differential output high pulse width on DQS_t DQS_c, as measured from on falling edge to the next consecutive rising edge.
- 7) This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.

14.7 DQ Rx Voltage And Timing

The DQ input receiver mask for voltage and timing is shown Figure 25 is applied per pin. The "total" mask (VdIVW_total, TdiVW_total) defines the area the input signal must not encroach in order for the DQ input receiver to successfully capture an input signal with a BER of lower than tbd. The mask is a receiver property and it is not the valid data-eye.




Figure 25. DQ Receiver (Rx) mask




Figure 26. Across pin V_{REF}DQ voltage variation

Vcent_DQ(pin mid) is defined as the midpoint between the largest Vcent_DQ voltage level and the smallest Vcent_DQ voltage level across all DQ pins for a given DRAM component. Each DQ Vcent is defined by the center, i.e. widest opening, of the cumulative data input eye as depicted in Figure 26.This clarifies that any DRAM component level variation must be accounted for within the DRAM Rx mask. The component level Vref will be set by the system to account for Ron and ODT settings.




Figure 27. DQ to DQS tDQS2DQ & tDQDQ Timings at the DRAM pins referenced from the internal latch

NOTE:

- 1) $t_{\mbox{\scriptsize DQS2DQ}}$ is measured at the center (midpoint) of the TdiVW window.
- 2) DQz represents the max t_{DQS2DQ} in this example.
- 3) DQy represents the min $t_{\mbox{\scriptsize DQS2DQ}}$ in this example.

All of the timing terms in DQ to DQS_t are measured from the DQS_t/DQS_c to the center (midpoint) of the TdIVW window taken at the VdIVW_total voltage levels centered around Vcent_DQ(pin mid). In Figure 27 the timings at the pins are referenced with respect to all DQ signals center aligned to the DRAM internal latch. The data to data offset is defined as the difference between the min and max tDQS2DQ for a given component.




Figure 28. DQ TdIPW and SRIN_dIVW definition (for each input pulse)

NOTE:

1) SRIN_dIVW=VdIVW_Total/(tr or tf), signal must be monotonic within tr and tf range.




Figure 29. DQ VIHL_AC definition (for each input pulse)

[Table 50] DRAM DQs In Receive Mode; * UI=tck(avg)min/2

Symbol	Parameter -	1600/1866 ^{A)}		2133/2400		3200		3733		Unit	NOTE
Symbol		min	max	min	max	min	max	min	max	Oille	NOTE
VdIVW_total	Rx Mask voltage - p-p total	-	140	-	140	-	140	1	130	mV	1,2,3,5
TdIVW_total	Rx timing window total (At VdIVW voltage levels)	-	0.22	1	0.22	-	0.25	1	0.25	UI*	1,2,4,5
TdIVW_1bit	Rx timing window 1 bit toggle (At VdIVW voltage levels)	-	TBD	-	TBD	-	TBD	-	TBD	UI*	1,2,4,5,14
VIHL_AC	DQ AC input pulse amplitude pk-pk	180	-	180	-	180	-	180	-	mV	7,15
TdIPW DQ	Input pulse width (At Vcent_DQ)	0.45	-	0.45	-	0.45	-	0.45	-	UI*	8
t _{DQS2DQ}	DQ to DQS offset	250	650	250	650	250	650	250	650	ps	9
t _{DQDQ}	DQ to DQ offset	-	30	-	30	-	30	-	30	ps	10
t _{DQS2DQ_temp}	DQ to DQS offset temperature variation	-	0.4	-	0.4	-	0.4	-	0.4	ps/°C	11
t _{DQS2DQ_volt}	DQ to DQS offset voltage variation	-	25	-	25	-	25	-	25	ps/50mV	12
SRIN_dIVW	Input Slew Rate over VdIVW_to-tal	1	7	1	7	1	7	1	7	V/ns	13
t _{DQS2DQ_rank2rank}	DQ to DQS offset rank to rank variation	-	200	-	200	-	200	1	200	ps	16,17

NOTE:

- 1) Data Rx mask voltage and timing parameters are applied per pin and includes the DRAM DQ to DQS voltage AC noise impact for frequencies >20MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC operating conditions. 2) The design specification is a BER 2) The design specification is a BER 45mv pk-pk from DC-20MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC operating conditions.
- 3) Rx mask voltage VdIVW total(max) must be centered around Vcent_DQ(pin_mid).
- 4) Rx differential DQ to DQS jitter total timing window at the VdIVW voltage levels.
 5) Defined over the DQ internal Vref range. The Rx mask at the pin must be within the internal Vref DQ range irrespective of the input signal common mode.
- 6) Deterministic component of the total Rx mask voltage or timing. Parameter will be characterized and guaranteed by design. Measurement method tod
 7) DQ only input pulse amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent_DQ(pin_mid) such that VIHL_AC/2 min must be met both above and below Vcent_DQ
 8) DQ only minimum input pulse width defined at the Vcent_DQ(pin_mid).
 9) DQ to DQS offset is within byte from DRAM pin to DRAM internal latch. Includes all DRAM process, voltage and temperature variation

- 10) DQ to DQ offset defined within byte from DRAM pin to DRAM internal latch for a given component.
- 11) TDQS2DQ max delay variation as a function of temperature.
- 12) TDQS2DQ max delay variation as a function of the DC voltage variation for VDDQ and VDD2. It includes the VDDQ and VDD2 AC noise impact for frequencies > 20MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package. For tester measurement VDDQ=VDD2 is assumed.

 13) Input slew rate over VdIVW Mask centered at Vcent_DQ(pin mid).
- 14) Rx mask defined for a one pin toggling with other DQ signals in a steady state.

 15) VIHL_AC does not have to be met when no transitions are occurring.

- 16) The same voltage and temperature are applied to t_{DQS2DQ_rank2rank}.
 17) t_{DQS2DQ_rank2rank} parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.

A) The following Rx voltage and absolute timing requirements apply for DQ operating frequencies at or below 1333 for all speed bins. For example the TcIVW(ps) = 450ps at or below 1333 operating frequencies.

