

# **SK hynix UFS Product Family**

## **UFS 2.2**

### **1.0 Version.**

**Copyright and Proprietary Information Notice**

The information contained in this datasheet is confidential and proprietary to SK hynix, Inc. No part of this datasheet may be distributed or disclosed to any third party & reproduced or translated in any form, without written permission of SK hynix, Inc.

The information in this document may be changed with notice by providing updated version of the document.

For updates or additional information about SK hynix, Inc. UFS products, contact your convenient SK hynix office.

All brand names, trademarks and registered trademarks belong to their respective owners.

**SK hynix**, Inc.  
<http://www.skhynix.com/en/index.jsp>

@2020 **SK hynix**, Inc. All rights reserved.

**Revision History**

| Revision No. | History             | Draft Date    | Remark |
|--------------|---------------------|---------------|--------|
| 0.1          | Preliminary version | Feb. 1, 2020  |        |
| 1.0          | Update v1.0 Version | Mar. 30, 2020 |        |
|              |                     |               |        |
|              |                     |               |        |

## Table of Contents

|                                           |           |
|-------------------------------------------|-----------|
| <b>1. SK hynix UFS Introduction .....</b> | <b>6</b>  |
| 1.1 General Description .....             | 6         |
| 1.2 Product Line-up .....                 | 6         |
| 1.3 Key Features .....                    | 6         |
| 1.4 UFS Architecture .....                | 7         |
| 1.5 UFS System Model .....                | 8         |
| <b>2. Package Configurations .....</b>    | <b>9</b>  |
| 2.1 Package Ball Map .....                | 9         |
| 2.2 Pin Description .....                 | 10        |
| 2.3 Package Mechanical Drawing .....      | 11        |
| 2.4 Connection Guide .....                | 13        |
| <b>3. UFS Characteristics .....</b>       | <b>14</b> |
| 3.1 Performance .....                     | 14        |
| 3.2 Power .....                           | 15        |
| 3.3 Temperature & Humidity .....          | 18        |
| 3.4 Bandwidth .....                       | 18        |
| 3.5 User Density Size .....               | 19        |
| 3.6 Device LU Partitioning .....          | 19        |
| <b>4. UFS Feature Notes .....</b>         | <b>20</b> |
| 4.1 FFU .....                             | 20        |
| 4.2 Supported VPD Pages .....             | 22        |
| 4.3 Mode Pages .....                      | 22        |
| <b>5. UFS General Parameters .....</b>    | <b>23</b> |
| 5.1 Power Supplies .....                  | 23        |
| 5.2 Reset Signal .....                    | 23        |
| 5.3 Reference Clock .....                 | 24        |
| 5.4 Bus Signal Levels .....               | 26        |
| <b>6. Latency Time .....</b>              | <b>28</b> |
| <b>7. UPIU Transaction Codes .....</b>    | <b>29</b> |
| 7.1 UFS SCSI Command .....                | 29        |

|                                                     |               |
|-----------------------------------------------------|---------------|
| <b>8. UFS Descriptors, Flags, Attributes .....</b>  | <b>30</b>     |
| 8.1 Device Descriptor .....                         | 31            |
| 8.2 Geometry Descriptor .....                       | 34            |
| 8.3 Unit Descriptor .....                           | 38            |
| 8.4 Power Parameters Descriptor .....               | 42            |
| 8.5 Interconnect Descriptor .....                   | 44            |
| 8.6 Manufacturer Name String Descriptor .....       | 44            |
| 8.7 Product Name String Descriptor .....            | 45            |
| 8.8 OEM ID String Descriptor .....                  | 45            |
| 8.9 Serial Number String Descriptor .....           | 46            |
| 8.10 Product Revision Level String Descriptor ..... | 46            |
| 8.11 Device Health Descriptor .....                 | 47            |
| 8.12 UFS Flags .....                                | 49            |
| 8.13 UFS Attributes .....                           | 51            |
| <br><b>9. M-PHY &amp; UniPro Attributes .....</b>   | <br><b>56</b> |
| 9.1 M-TX Capacity Attributes .....                  | 56            |
| 9.2 M-RX Capacity Attributes .....                  | 60            |
| 9.3 M-TX Configuration Attributes .....             | 64            |
| 9.4 M-RX Configuration Attributes .....             | 68            |
| 9.5 M-TX & M-RX Status Attributes .....             | 69            |
| 9.6 UniPro L1.5 Attributes .....                    | 70            |
| 9.7 UniPro L2 Attributes .....                      | 75            |
| 9.8 UniPro L3 Attributes .....                      | 76            |
| 9.9 UniPro L4 Attributes .....                      | 76            |
| 9.10 UniPro DME DDB L1 Attributes .....             | 77            |
| 9.11 UniPro TstSrc/TstDst Attributes .....          | 78            |

## 1. SK hynix UFS Introduction

### 1.1 General Description

SK hynix UFS product consists of NAND flash and UFS controller.

UFS has the built-in intelligent controller which manages interface protocols, wear leveling, bad block management, garbage collection, and ECC. The first UFS of SK hynix is compatible with JEDEC standard UFS2.2 specification and supports UniPro v1.61 and M-PHY v3.0 (HS-G1/G2/G3 Rate A/B, PWM-G1/G2/G3/G4, Dual-lane)

### 1.2 Product Line-up

| Density | Part Number    | NAND Stack | PKG size (mm)     | Package Type |
|---------|----------------|------------|-------------------|--------------|
| 64GB    | HN8G961ZGKX031 | 512Gb x 1  | 11.5 x 13.0 x 1.0 | 153FBGA      |
| 128GB   | HN8T061ZGKX012 | 512Gb x 2  |                   |              |
| 256GB   | HN8T161ZGKX013 | 512Gb x 4  |                   |              |
| 512GB   | HN8T261ZGKX014 | 512Gb x 8  |                   |              |

### 1.3 Key Features

#### • UFS2.2 compatible

- backward compatibility with UFS2.0/UFS2.1

#### • Operating Voltage Range

- $V_{CC}$  (NAND) : 2.7V - 3.6V
- $V_{CCQ}$  (CTRL) : Not Used
- $V_{CCQ2}$  (CTRL) : 1.7V - 1.95V

#### • Temperature

- Operation Temperature (-25°C ~ +85°C)
- Storage Temperature (-40°C ~ +85°C)


#### • Reference

- JEDEC UFS Specification V2.2
- MIPI UniPro Specification V1.61
- MIPI M-PHY Specification V3.0
- JEDEC UFS HPB Extension v1.0

#### • Supported Features

- Erase / Discard / Purge / Wipe
- PWM G1~G4 / HS-G1~G3
- 1L/2L
- Command Queuing / Cache
- RPMB / BOOT LU
- Power-on/HW/EndPoint/LU Reset
- BKOP
- High Priority LU
- Reliable Write Operation
- Write Protect, Secure Write Protect
- Task Management operations
- Secure Removal Type
- Power Management operations
- MAX 32 LU supported
- Device Health Descriptor
- Field Firmware Update
- Host Performance Booster (HPB)
- WriteBooster

## 1.4 UFS Architecture




### 1.4.1 Reference Documents

- 1) JEDEC STANDARD Universal Flash Storage (UFS) Version 2.2
- 2) MIPI Alliance M-PHY Version 3.0
- 3) MIPI Alliance Unified Protocol (UniPro) Version 1.61
- 4) SAM, SCSI Architecture Model-5 (SAM-5), Revision 05, 19 May 2010
- 5) SPC, SCSI Primary Commands-4 (SPC-4), Revision 27, 11 Oct. 2010
- 6) SBC, SCSI Block Commands-3 (SBC-3) Revision 24, 05 Aug. 2010
- 7) JEDEC STANDARD Universal Flash Storage (UFS) Host Performance Booster(HPB) Version 1.0 JESD220D-3

### 1.5 UFS System Model

The Figure 1-1 shows an example of UFS system. It shows how an UFS host is connected to an UFS device, the position of UFS host controller and its related UFS HCI interface.



[Figure 1-1] UFS System Model

## 2. Package Configurations

### 2.1 Package Ball Map

|   | 1           | 2           | 3     | 4     | 5    | 6     | 7     | 8      | 9    | 10         | 11  | 12  | 13  | 14  |
|---|-------------|-------------|-------|-------|------|-------|-------|--------|------|------------|-----|-----|-----|-----|
| A | NC          | NC          | VDDIQ | VCCQ  | VCCQ | VCCQ2 | VCCQ2 | VDDIQ2 | VDDI | CPOUT<br>1 | C-  | C+  | NC  | NC  |
| B | NC          | VSS         | RFU   | VCCQ  | VCCQ | VCCQ2 | VCCQ2 | VCC    | VCC  | CPOUT<br>2 | VSS | VSS | RFU | NC  |
| C | VSS         | VSS         | VSS   | VCCQ  | VCCQ | VCCQ2 | VCCQ2 | VCC    | VCC  | RFU        | VSS | VSS | RFU | RFU |
| D | DIN1_t      | DIN1_c      | VSS   | Index |      |       |       |        |      |            |     | VSS | VSS | VSS |
| E | VSS         | VSS         | VSS   |       | VCCQ | VSF1  | VSF2  | VCC    | VSF3 | VSF4       |     | VSS | RFU | RFU |
| F | DIN0_t      | DIN0_c      | VSS   |       | VCCQ |       |       |        |      | VSF5       |     | VSS | VSS | VSS |
| G | VSS         | VSS         | VSS   |       | VSF6 |       |       |        |      | VSS        |     | VSS | RFU | RFU |
| H | REF_<br>CLK | RST_n       | VSS   |       | VSS  |       |       |        |      | VSS        |     | VSS | VSS | VSS |
| J | VSS         | VSS         | VSS   |       | VSS  |       |       |        |      | VSF7       |     | VSS | RFU | RFU |
| K | DOUT0<br>_c | DOUT0<br>_t | VSS   |       | VSS  | VCCQ2 | VCCQ2 | VCC    | NC   | VSF8       |     | VSS | VSS | VSS |
| L | VSS         | VSS         | VSS   |       |      |       |       |        |      |            |     | VSS | RFU | RFU |
| M | DOUT1<br>_c | DOUT1<br>_t | VSS   | VSS   | VSS  | RFU   | RFU   | NC     | NC   | RFU        | NC  | VSS | VSS | VSS |
| N | NC          | VSS         | VSS   | VSS   | VSS  | RFU   | RFU   | VCC    | VCC  | RFU        | VSS | VSS | RFU | NC  |
| P | NC          | NC          | RFU   | VSS   | VSS  | RFU   | RFU   | VCC    | VCC  | VSF9       | VSS | VSS | NC  | NC  |

[Figure 2-1] 153 FBGA Ball Assignment


### 2.2 Pin Description

| Name                | Type   | Pin No.                                                                                                                                                                                             | Description                                                                                                                                            |
|---------------------|--------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| V <sub>cc</sub>     | Supply | B8~9, C8~9, E8, K8,<br>N8~9, P8~9                                                                                                                                                                   | 3.3V supply voltage for the memory devices                                                                                                             |
| V <sub>ccq</sub>    | Supply | A4~5, B4~5, C4~5, E5, F5                                                                                                                                                                            | 1.2V supply voltage for the memory controller<br>Not used internally for SK hynix's UFS2.2                                                             |
| V <sub>ccq2</sub>   | Supply | A6~7, B6~7, C6~7, K6~7                                                                                                                                                                              | 1.8V supply voltage for the memory controller                                                                                                          |
| VDDi                | Input  | A9                                                                                                                                                                                                  | Input terminal to provide bypass capacitor for internal regulator.<br>No need to connect external capacitor. Not used internally                       |
| VDDiQ               | Input  | A3                                                                                                                                                                                                  | Input terminal to provide bypass capacitor for internal regulator.<br>No need to connect external capacitor. Not used internally                       |
| VDDiQ2              | Input  | A8                                                                                                                                                                                                  | Input terminal to provide bypass capacitor for internal regulator.<br>Connect 1μF capacitor from VDDiQ2 to ground.                                     |
| Vss                 | Supply | B2, B11~12, C1~3, C11~12, D3,<br>D12~14, E1~3, E12, F3, F12~14,<br>G1~3, G10, G12, H3, H5, H10,<br>H12~14, J1~3, J5, J12, K3, K5,<br>K12~14, L1~3, L12, M3~5, M12~14,<br>N2~5, N11~12, P4~5, P11~12 | Supply voltage ground                                                                                                                                  |
| RST_n               | Input  | H2                                                                                                                                                                                                  | Input hardware reset signal. This is an active low signal.                                                                                             |
| REF_CLK             | Input  | H1                                                                                                                                                                                                  | Input reference clock                                                                                                                                  |
| DIN0_t<br>DIN0_c    | Input  | F1 / F2                                                                                                                                                                                             | Downstream data lane 1. Differential input signals into UFS device<br>from the host. DIN0_t is the positive node of the differential signal pair.      |
| DIN1_t/<br>DIN1_c   | Input  | D1 / D2                                                                                                                                                                                             | Downstream data lane 2.<br>Differential input signals into UFS device from the host.                                                                   |
| DOUT0_t/<br>DOUT0_c | Output | K2 / K1                                                                                                                                                                                             | Upstream data lane 1.<br>Differential output signals from the UFS device to the host.<br>DOUT0_t is the positive node of the differential signal pair. |
| DOUT1_t/<br>DOUT1_c | Output | M2 / M1                                                                                                                                                                                             | Upstream data lane 2.<br>Differential output signals from the UFS device to the host.                                                                  |
| C+/C-               | Input  | A12 / A11                                                                                                                                                                                           | Optional charge pump capacitor terminal.<br>Not used internally for SK hynix's UFS2.2                                                                  |
| CPOUT1/<br>CPOUT2   | Input  | A10 / B10                                                                                                                                                                                           | Optional charge pump output capacitor terminal.<br>Not used internally for SK hynix's UFS2.2                                                           |
| NC                  | Input  |                                                                                                                                                                                                     | No connect                                                                                                                                             |
| RFU                 | -      |                                                                                                                                                                                                     | Reserved for Future Use                                                                                                                                |
| VSF                 | -      | E6, E7, E9, E10, F10, G5,<br>J10, K10, P10                                                                                                                                                          | Vendor Specific Function. SK hynix uses G5, E10, K10, P10 as VSF pin                                                                                   |

[Table 1] 153 FBGA Pin Description

## 2.3 Package Mechanical Drawing


■ 11.5mm x 13.0mm x 1.0Tmm



[Figure 2-2] Package Dimension Top and Side



### 2.4 Connection Guide



[Figure 2-4] Connection Guide Diagram

- If host does not support 2<sup>nd</sup> lane, then make 2<sup>nd</sup> signal line(DIN1\_t, DIN1\_c, DOUT1\_t, DOUT1\_c) float.

[Unit :  $\mu\text{F}$ ]

| Parameter         | Symbol                    | Min | Max | Recommend | Remark                                                                                                                                                |
|-------------------|---------------------------|-----|-----|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------|
| $V_{CC}$ (3.3V)   | $C_1$                     | 4.7 | 10  | 4.7       | Capacitor should be connected with $V_{CC}$ and $V_{SS}$ as close as possible                                                                         |
|                   | $C_2$                     | 0.1 | 1   | 0.1       |                                                                                                                                                       |
| $V_{CCQ2}$ (1.8V) | $C_3$                     | 2.2 | 10  | 4.7       | Capacitor should be connected with $V_{CCQ2}$ and $V_{SS}$ as close as possible                                                                       |
|                   | $C_4$                     | 0.1 | 1   | 0.1       |                                                                                                                                                       |
| VDDIQ             | $C_{VDDIQ}$<br>(Optional) | 1   | 4.7 | 1         | Capacitor should be connected with $V_{DDIQ}$ and $V_{SS}$ as close as possible<br>The connection of $C_{VDDIQ}$ capacitor that would be nice to have |
| VDDIQ2            | $C_{VDDIQ2}$              | 1   | 4.7 | 1         | Capacitor should be connected with $V_{DDIQ2}$ and $V_{SS}$ as close as possible                                                                      |

[Table 2] Connection Guide Specification

### 3. UFS Characteristics

#### 3.1 Performance

| Density | Sequential (MB/s) |                                 | Test Condition      |
|---------|-------------------|---------------------------------|---------------------|
|         | Read              | Write<br>(Write-Booster On/Off) |                     |
| 64GB    | 540               | 410/140                         | HS-G3B 1L Fast Mode |
| 128GB   | 540               | 450/250                         |                     |
| 256GB   | 540               | 450/400                         |                     |
| 512GB   | 540               | 450/400                         |                     |
| 64GB    | 830               | 410/140                         | HS-G3B 2L Fast Mode |
| 128GB   | 1000              | 700/250                         |                     |
| 256GB   | 1000              | 850/400                         |                     |
| 512GB   | 1000              | 850/400                         |                     |

- Device level test without file system overhead.
- Queue depth 8
- Seq. Chunk size: 512KB
- Enabled feature: Cache on

### 3.2 Power

#### UFS Power Mode Management

| UFS Power Mode | Unipro Power Mode | M-PHY Power Mode | V <sub>cc</sub> Power | V <sub>ccq2</sub> Power |
|----------------|-------------------|------------------|-----------------------|-------------------------|
| Active         | FAST_STATE        | HS-BURST         | On                    | On                      |
| Idle           | SLEEP_STATE       | STALL            | On                    | On                      |
| Hibernate      | HIBERNATE_STATE   | HIBERN8          | On                    | On                      |
| Sleep          | HIBERNATE_STATE   | HIBERN8          | Off <sup>1)</sup>     | On                      |
| PowerDown      | OFF_STATE         | UNPOWERED        | Off <sup>1)</sup>     | Off <sup>1)</sup>       |

- **NOTE 1** Host may turn off the power for power consumption reduction.

#### 3.2.1 Active Power Mode

|          | Density            | Room Temperature = 25℃ |                   |
|----------|--------------------|------------------------|-------------------|
|          |                    | I <sub>cc</sub>        | I <sub>ccq2</sub> |
| HS-G3-1L | 512GB<br>(8x512Gb) | 250mA                  | 350mA             |
| HS-G3-2L |                    | 250mA                  | 450mA             |

- V<sub>cc</sub> = 3.3V, V<sub>ccq2</sub> = 1.8V, V<sub>ccq</sub> Not Used Internally
- HS-G3B 1L/2L Fast Mode, Not 100% tested
- The measurement for max RMS current is the average RMS current consumption over a period of 100ms.

### 3.2.2 Hibernate Power Mode

| Density            | HS Gear3 x 1 lane                    |                                        | HS Gear3 x 2 lane                    |                                       |
|--------------------|--------------------------------------|----------------------------------------|--------------------------------------|---------------------------------------|
|                    | I <sub>CC</sub> (3.3v) <sup>1)</sup> | I <sub>CCQ2</sub> (1.8v) <sup>1)</sup> | I <sub>CC</sub> (3.3v) <sup>2)</sup> | I <sub>CCQ</sub> (1.8v) <sup>2)</sup> |
| 512GB<br>(8x512Gb) | 150uA                                | 570uA                                  | 150uA                                | 570uA                                 |


- Host shall issue "HIBERN8 Enter" to enter hibernate power mode. Room Temperature 25°C over a period of 100ms
- NOTE 1 Not 100% tested, Typical Value.
- NOTE 2 The measurement for max RMS current is the average RMS current consumption over a period 100ms

### 3.2.3 Sleep Power Mode

| Density            | HS Gear3 x 1 lane                    |                                       | HS Gear3 x 2 lane                    |                                       |
|--------------------|--------------------------------------|---------------------------------------|--------------------------------------|---------------------------------------|
|                    | I <sub>CC</sub> (3.3v) <sup>1)</sup> | I <sub>CCQ</sub> (1.8v) <sup>1)</sup> | I <sub>CC</sub> (3.3v) <sup>2)</sup> | I <sub>CCQ</sub> (1.8v) <sup>2)</sup> |
| 512GB<br>(8x512Gb) | 0uA                                  | 570uA                                 | 0uA                                  | 570uA                                 |

- Host shall issue SSU(Sleep) and "HIBERN8 Enter" to enter Sleep, Room Temperature 25°C over a period of 100ms
- V<sub>CC</sub> Off (V<sub>CC</sub> = 0V)
- NOTE 1 Not 100% tested, Typical Value
- NOTE 2 The measurement for max RMS current is the average RMS current consumption over a period 100ms

### 3.2.4 UFS Power Mode Transition Diagram



**[Figure 3-1] Power Mode State**

- Host shall issue "Hibern8 enter" to enter hibernate power mode.
- In Sleep power mode,  $V_{CC}$  may be turned off to reduce power consumption.
- Both  $V_{CC}$  and  $V_{CCQ2}$  may be turned off at PowerDown mode.

### 3.3 Temperature & Humidity

#### 3.3.1 Temperature Condition

| Density                             | Temperature  | Remark |
|-------------------------------------|--------------|--------|
| Operation Temperature <sup>1)</sup> | -25°C ~ 85°C | -      |
| Storage Temperature                 | -40°C ~ 85°C | -      |

- **NOTE 1** The operating temperature is the UFS case surface temperature on the center of top side of the case

#### 3.3.2 Humidity Condition

| Density            | Humidity                        | Remark |
|--------------------|---------------------------------|--------|
| Operation Humidity | 0% RH ~ 95% RH (Non-Condensing) | -      |
| Storage Humidity   | 0% RH ~ 95% RH (Non-Condensing) | -      |

### 3.4 Bandwidth

| Bandwidth | Description                                                                                                | Remark                |
|-----------|------------------------------------------------------------------------------------------------------------|-----------------------|
| PWM-G1    | 3 ~ 9 Mbps                                                                                                 | Mandatory             |
| PWM-G2    | 6 ~ 18 Mbps                                                                                                | Mandatory             |
| PWM-G3    | 12 ~ 36 Mbps                                                                                               | Mandatory             |
| PWM-G4    | 24 ~ 72 Mbps                                                                                               | Mandatory             |
| HS-G1     | Rate A = 1,248 Mbps (19.2/38.4/26/52MHz)<br>Rate B = 1,459.2 Mbps (19.2/38.4MHz)<br>1,456 Mbps (26/52 MHz) | Mandatory             |
| HS-G2     | Rate A = 2,496 Mbps (19.2/38.4/26/52MHz)<br>Rate B = 2,918.4 Mbps (19.2/38.4MHz)<br>2,912 Mbps (26/52 MHz) | Mandatory             |
| HS-G3     | Rate A = 4,992 Mbps (19.2/38.4/26/52MHz)<br>Rate B = 5,836.8 Mbps (19.2/38.4MHz)<br>5,824 Mbps (26/52 MHz) | Optional<br>(Support) |


### 3.5 User Density Size

| Capacity | User Density | Ratio | qTotalRawDeviceCapacity |
|----------|--------------|-------|-------------------------|
| 64GB     | 59.58GB      | 93.1% | 0x7738000               |
| 128GB    | 119.17GB     | 93.1% | 0xEE64000               |
| 256GB    | 238.34GB     | 93.1% | 0x1DCBC000              |
| 512GB    | 476.67GB     | 93.1% | 0x3B96C000              |

- User Density and Ratio are the values before LU configuration
- RPMB Size is excluded in User density size.

### 3.6 Device LU Partitioning

UFS Device shall support up to 32 Logical Units and one RPMB LU. Two of 32 Logical Units can be configured as boot LU A & B.




[Figure 3-2] Example of UFS Device Memory Organization

| LUs     | Supported Size |
|---------|----------------|
| BOOT LU | 4MB ~ 256MB    |
| RPMB LU | 16MB           |

## 4. UFS Feature Notes

### 4.1 Field Firmware Update (FFU)

SK hynix supports microcode download based Field Firmware Update using WRITE BUFFER command. For more details, see as the following chart like given below.



**[Figure 4-1] FFU Flow Chart**

### 4.1.1 WRITE BUFFER Command Parameters

| WRITE BUFFER Command Parameters |     |                       |        |                                  |
|---------------------------------|-----|-----------------------|--------|----------------------------------|
| Byte                            | Bit | Parameters            | Value  | Remark                           |
| 0                               | 7:0 | OPCODE                | 3Bh    |                                  |
| 1                               | 4:0 | MODE                  | 0Eh    | Field Firmware Update            |
| 2                               | 7:0 | BUFFER ID             | 00h    | Buffer 0 supported               |
| 3:5                             | 7:0 | BUFFER OFFSET         | 00h    | Buffer 0 byte offset             |
| 6:8                             | 7:0 | PARAMETER LIST LENGTH | 6C000h | F/W binary size in bytes (432KB) |
| 9                               | 7:0 | CONTROL               | 00h    |                                  |

### 4.1.2 FFU related parameters in Device Descriptor

| FFU related Fields of Device Descriptor |      |                     |     |                                                                                                   |
|-----------------------------------------|------|---------------------|-----|---------------------------------------------------------------------------------------------------|
| Offset                                  | Size | Name                | MDV | Remark                                                                                            |
| 1Fh                                     | 1    | bUFSFeaturesSupport | B1h | FFU feature supported<br>TOO-HIGH/TOO-LOW_TEMPERATURE supported<br>Host Performance Booster (HPB) |
| 20h                                     | 1    | bFFUTimeout         | 03h | Max FFU Timeout is 3 seconds.                                                                     |

### 4.1.3 FFU related parameters in Attributes

| FFU related Attribute |      |                  |                 |                                                                                                                                                                                                                      |
|-----------------------|------|------------------|-----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| IDN                   | Size | Name             | Access Property | Remark                                                                                                                                                                                                               |
| 14h                   | 1    | bDeviceFFUStatus | Read Only       | Device FFU Status<br>00h: No information<br>01h: Successful microcode update<br>02h: Microcode corruption error<br>03h: Internal error<br>04h: Microcode version mismatch<br>05h-FEh: Reserved<br>FFh: General Error |

## 4.2 Supported VPD Pages

SK hynix supports VPD pages like below table.

| EVPD | Page Code | VPD Page Name                         |
|------|-----------|---------------------------------------|
| 0    | 00h       | Standard INQUIRY Data                 |
| 1    | 00h       | Supported VPD Pages VPD page          |
| 1    | 80h       | Unit Serial Number VPD page           |
| 1    | 83h       | Device Identification VPD page        |
| 1    | 86h       | Extended INQUIRY Data VPD page        |
| 1    | 87h       | Mode Page Policy VPD page             |
| 1    | B0h       | Block Limits VPD Page                 |
| 1    | B1h       | Block Device Characteristics VPD Page |
| 1    | B2h       | Thin Provisioning VPD page            |

## 4.3 Mode Pages

SK hynix supports UFS supported pages.

| Page Code                      |     | SUBPage Code                              | Page Name                 | Support     |
|--------------------------------|-----|-------------------------------------------|---------------------------|-------------|
| 00h                            |     | -                                         | Vendor specific           | Not Support |
| 01h ~ 1Fh<br>(SCSI Specific)   | 0Ah | 00h<br>(Device specific<br>STANDARD page) | CONTROL                   | Support     |
|                                | 01h |                                           | READ-WRITE ERROR RECOVERY | Support     |
|                                | 08h |                                           | CACHING                   | Support     |
|                                | -   | 01h~DFh                                   | Device Specific SUBPAGE   | Not Support |
|                                | -   | E0h~FEh                                   | Vendor Specific SUBPAGE   | Not Support |
|                                | -   | FFh                                       | ALL SUBPAGES              | Not Support |
| 20h ~ 3Eh<br>(Vendor Specific) | -   | 00h                                       | Vendor Specific STANDARD  | Not Support |
|                                | -   | 01h~FEh                                   | Vendor Specific SUBPAGE   | Not Support |
|                                | -   | FFh                                       | ALL SUBPAGES              | Not Support |
| 3Fh<br>(Return ALL pages)      | 3Fh | 00h                                       | ALL PAGES                 | Support     |
|                                | 3Fh | 01h~FEh                                   | Reserved                  | Reserved    |
|                                | 3Fh | FFh                                       | ALL SUBPAGES              | Not Support |

## 5. UFS General Parameters

### 5.1 Power Supplies

| Parameter                                        | Symbol     | Min  | Max  | Unit | Remark   |
|--------------------------------------------------|------------|------|------|------|----------|
| Supply Voltage (memory)                          | $V_{CC}$   | 2.7  | 3.6  | V    |          |
| Supply Voltage (controller and IO)               | $V_{CCQ}$  | 1.1  | 1.3  | V    | Not Used |
| Supply Voltage (secondary for controller and IO) | $V_{CCQ2}$ | 1.70 | 1.95 | V    |          |
| Supply power-up for 3.3V                         | $t_{PRUH}$ |      | 35   | ms   |          |
| Supply power-up for 1.8V                         | $t_{PRUL}$ |      | 25   | ms   |          |
| Supply power-up for 1.2V                         | $t_{PRUV}$ |      | 20   | ms   | Not Used |


### 5.2 Reset Signal

#### 5.2.1 Reset Signal Electrical Parameters

| Parameter          | Symbol   | Min              | Max              | Unit | Remark |
|--------------------|----------|------------------|------------------|------|--------|
| Input HIGH voltage | $V_{IH}$ | $0.65 * V_{CCQ}$ | $V_{CCQ} + 0.3$  | V    |        |
| Input LOW voltage  | $V_{IL}$ | $V_{SS} - 0.3$   | $0.35 * V_{CCQ}$ | V    |        |

#### 5.2.2 Reset Timing Parameters


| Symbol     | Min | Max | Unit    | Description                  |
|------------|-----|-----|---------|------------------------------|
| $t_{RSTW}$ | 1   | -   | $\mu s$ | RST_n Pulse Width            |
| $t_{RSTH}$ | 1   | -   | $\mu s$ | RST_n High Period (Interval) |
| $t_{RSTF}$ | 100 | -   | ns      | RST_n Filter                 |



[Figure 5-1] Reset Timing

### 5.3 Reference Clock

The M-PHY specification defines the reference clock optional for the State Machine Type I [MIPI M-PHY].



[Figure 5-2] Clock Input Levels, Rise Time, and Fall Time

| Parameter                                                               | Symbol               | Min                                       | Max                         | Unit          | Remark |
|-------------------------------------------------------------------------|----------------------|-------------------------------------------|-----------------------------|---------------|--------|
| Frequency                                                               | $f_{\text{ref}}$     | 19.2<br><b>26 (Default)</b><br>38.4<br>52 |                             | MHz           | 1      |
| Frequency Error                                                         | $f_{\text{ERROR}}$   | -150                                      | +150                        | ppm           |        |
| Input High Voltage                                                      | $V_{\text{IH}}$      | $0.65 \cdot V_{\text{CCQ}}$               | $V_{\text{CCQ}} + 0.3$      | V             | 2      |
| Input Low Voltage                                                       | $V_{\text{IL}}$      | $V_{\text{SS}} - 0.3$                     | $0.35 \cdot V_{\text{CCQ}}$ | V             | 2      |
| Input Clock Rise Time                                                   | $t_{\text{IRISE}}$   | -                                         | 2                           | ns            | 3      |
| Input Clock Fall Time                                                   | $t_{\text{IFALL}}$   | -                                         | 2                           | ns            | 3      |
| Duty Cycle                                                              | $t_{\text{DC}}$      | 45                                        | 55                          | %             | 4      |
| Phase Noise                                                             | N                    | -                                         | -66                         | dBc           | 5      |
| Noise Floor Density<br>(REFCLK Noise floor density from 50KHz to 10MHz) | $N_{\text{Density}}$ | -                                         | -140                        | dBc/Hz        | 6      |
| Input Impedance                                                         | $RL_{\text{RX}}$     | 100                                       |                             | k $\Omega$    | 7      |
|                                                                         | $CL_{\text{RX}}$     | 5                                         |                             | pF            |        |
| Input Leakage Current                                                   | $I_{\text{LKG}}$     | -                                         | 10                          | $\mu\text{A}$ |        |

- **NOTE 1** HS-BURST rates A and B are achieved with integer multipliers of  $f_{\text{ref}}$ .
- **NOTE 2** Figure 5-2 shows the input levels  $V_{\text{IL}}$ , MAX to  $V_{\text{IH}}$ , MIN.
- **NOTE 3** Clock rise time and clock fall time shall be measured from 20% to 80% of the window defined by  $V_{\text{IL}}$ , MAX to  $V_{\text{IH}}$ , MIN
- **NOTE 4** Clock duty cycle shall be measured at the Crossings of the REF\_CLK signal with the midpoint VMID, defined as:  $\text{VMID} = (V_{\text{IL,MAX}} + V_{\text{IH,MIN}}) / 2$
- **NOTE 5** Integrated single side band phase noise from 50KHz to 10MHz. This parameter refers to the random jitter only.
- **NOTE 6** White noise floor. This parameter refers to the random jitter only.
- **NOTE 7**  $RL_{\text{RX}}$  and  $CL_{\text{RX}}$  include Rx package and Rx input impedance.

### 5.4 Bus Signal Levels

#### 5.4.1 Output Level

SK hynix UFS supports two different amplitudes.


- 1) the Large Amplitude (LA)
- 2) the Small Amplitude (SA)

Every M-TX in every LINK will start communication with LA after power up or reset.  
Option to switch to SA mode shall be supported via a Configuration Attribute.

**DOUT<sub>t</sub> / DOUT<sub>c</sub> pair should satisfy V<sub>CM\_TX</sub>**

$$V_{CM\_TX}(t) = \frac{V_{TXDP}(t) + V_{TXDN}(t)}{2}$$

**V<sub>TXDP</sub> / V<sub>TXDN</sub> = Positive / Negative Signal Voltage**



**[Figure 5-3] M-TX Signal Levels**

### 5.4.1.1 Common M-TX Parameters

| Symbol                    | Min | Max | Unit     | Description                                                                |
|---------------------------|-----|-----|----------|----------------------------------------------------------------------------|
| $V_{DIF\_DC\_LA\_RT\_TX}$ | 160 | 240 | mV       | Large Amplitude differential TX DC voltage when the M-TX is terminated     |
| $V_{DIF\_AC\_LA\_RT\_TX}$ | 140 | 250 | mV       | Large Amplitude differential TX AC voltage when the M-TX is terminated     |
| $V_{DIF\_DC\_LA\_NT\_TX}$ | 320 | 480 | mV       | Large Amplitude differential TX DC voltage when the M-TX is NOT terminated |
| $V_{DIF\_AC\_LA\_NT\_TX}$ | 280 | 500 | mV       | Large Amplitude differential TX AC voltage when the M-TX is NOT terminated |
| $V_{DIF\_DC\_SA\_RT\_TX}$ | 100 | 130 | mV       | Small Amplitude differential TX DC voltage when the M-TX is terminated     |
| $V_{DIF\_AC\_SA\_RT\_TX}$ | 80  | 140 | mV       | Small Amplitude differential TX AC voltage when the M-TX is terminated     |
| $V_{DIF\_DC\_SA\_NT\_TX}$ | 200 | 260 | mV       | Small Amplitude differential TX DC voltage when the M-TX is NOT terminated |
| $V_{DIF\_AC\_SA\_NT\_TX}$ | 160 | 280 | mV       | Small Amplitude differential TX AC voltage when the M-TX is NOT terminated |
| $V_{CM\_LA\_TX}$          | 160 | 260 | mV       | Large Amplitude common-mode TX Voltage                                     |
| $V_{CM\_SA\_TX}$          | 80  | 190 | mV       | Small Amplitude common-mode TX Voltage                                     |
| $R_{SE\_TX}$              | 40  | 60  | $\Omega$ | Single-ended Output Resistance                                             |

### 5.4.2 Input Level

**DIN<sub>t</sub> / DIN<sub>c</sub> pair should satisfy VCM\_RX.**

$$V_{CM\_RX}(t) = \frac{V_{RXDP}(t) + V_{RXDN}(t)}{2}$$

| Symbol                 | Value |     | Unit | Description                                                                           |
|------------------------|-------|-----|------|---------------------------------------------------------------------------------------|
|                        | Min   | Max |      |                                                                                       |
| M-RX Electrical        |       |     |      |                                                                                       |
| V <sub>DIF_RT_RX</sub> | 60    | 245 | mV   | Differential RX voltage amplitude in terminated state. Defined for CJTPAT.            |
| V <sub>DIF_NT_RX</sub> | 120   | 490 | mV   | Differential RX voltage amplitude when the M-RX is not terminated. Defined for CJTPAT |
| V <sub>CM_RX</sub>     | 25    | 330 | mV   | RX common-mode voltage. Defined for CJTPAT                                            |
| M-RX Resistance        |       |     |      |                                                                                       |
| R <sub>DIF_RX</sub>    | 80    | 110 | Ω    | Differential input resistance. Defined over V <sub>DIF_RX</sub> Range                 |

## 6. Latency Time

| Timing Parameter         | Value     | Remark                |
|--------------------------|-----------|-----------------------|
| Read                     | MAX 100ms |                       |
| Write                    | MAX 200ms |                       |
| SYNC CACHE               | MAX 300ms |                       |
| BKOP Termination Latency | MAX 40ms  | bBackgroundOpsTermLat |
| Format (Wipe)            | MAX 1 min |                       |

- File system overhead is not considered
- Not 100% tested but tested with worst corner.

## 7. UPIU Transaction Codes

SK hynix UFS supports following UPIU transaction codes. Each command is used with corresponding UPIU. It is not allowed to use undefined codes. Refer to UFS specification for more detail information.

| Initiator To Target     | Transaction Code | Target to Initiator      | Transaction Code |
|-------------------------|------------------|--------------------------|------------------|
| NOP Out                 | 00 0000b         | NOP In                   | 10 0000b         |
| Command                 | 00 0001b         | Response                 | 10 0001b         |
| Data Out                | 00 0010b         | Data In                  | 10 0010b         |
| Task Management Request | 00 0100b         | Task Management Response | 10 0100b         |
| Reserved                | 01 0001b         | Ready To Transfer        | 11 0001b         |
| Query Request           | 01 0110b         | Query Response           | 11 0110b         |
| Reserved                | 01 1111b         | Reject UPIU              | 11 1111b         |
| Reserved                | Others           | Reserved                 | Others           |

### 7.1 UFS SCSI Command

| Command name       | Opcode | Command name           | Opcode |
|--------------------|--------|------------------------|--------|
| FORMAT UNIT        | 04h    | SECURITY PROTOCOL IN   | A2h    |
| INQUIRY            | 12h    | SECURITY PROTOCOL OUT  | B5h    |
| MODE SELECT (10)   | 55h    | SEND DIAGNOSTIC        | 1Dh    |
| MODE SENSE (10)    | 5Ah    | START STOP UNIT        | 1Bh    |
| PRE-FETCH (10)     | 34h    | SYNCHRONIZE CACHE (10) | 35h    |
| PRE-FETCH (16)     | 90h    | SYNCHRONIZE CACHE (16) | 91h    |
| READ (6)           | 08h    | TEST UNIT READY        | 00h    |
| READ (10)          | 28h    | UNMAP                  | 42h    |
| READ (16)          | 88h    | VERIFY (10)            | 2Fh    |
| READ BUFFER        | 3Ch    | WRITE (6)              | 0Ah    |
| READ CAPACITY (10) | 25h    | WRITE (10)             | 2Ah    |
| READ CAPACITY (16) | 9Eh    | WRITE (16)             | 8Ah    |
| REPORT LUNS        | A0h    | WRITE BUFFER           | 3Bh    |
| REQUEST SENSE      | 03h    |                        |        |

### 8. UFS Descriptors, Flags, Attributes

The UFS modules support following UFS descriptors defined in UFS specification. Refer to UFS specification for more detail information.

| DESCRIPTOR TYPE | DESCRIPTOR IDN | DESCRIPTOR TYPE | DESCRIPTOR IDN |
|-----------------|----------------|-----------------|----------------|
| DEVICE          | 00h            | RFU             | 06h            |
| CONFIGURATION   | 01h            | GEOMETRY        | 07h            |
| UNIT            | 02h            | POWER           | 08h            |
| RFU             | 03h            | DEVICE HEALTH   | 09h            |
| INTERCONNECT    | 04h            | RFU             | 0Ah~FFh        |
| STRING          | 05h            |                 |                |

## 8.1 Device Descriptor

| OFFSET | SIZE | NAME                  | VALUE           | Description                                                                                                                                                                                                                                                                                                                                                                       |
|--------|------|-----------------------|-----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 00h    | 1    | bLength               | 59h             | Size of this Descriptor                                                                                                                                                                                                                                                                                                                                                           |
| 01h    | 1    | bDescriptorIDN        | 00h             | Device Descriptor Type Identifier                                                                                                                                                                                                                                                                                                                                                 |
| 02h    | 1    | bDevice               | 00h             | 00h: Device                                                                                                                                                                                                                                                                                                                                                                       |
| 03h    | 1    | bDeviceClass          | 00h             | 00h: Mass Storage                                                                                                                                                                                                                                                                                                                                                                 |
| 04h    | 1    | bDeviceSubClass       | 00h             | 00h: Embedded Bootable                                                                                                                                                                                                                                                                                                                                                            |
| 05h    | 1    | bProtocol             | 00h             | 00h: SCSI                                                                                                                                                                                                                                                                                                                                                                         |
| 06h    | 1    | bNumberLU             | User Conf.      | Number of Logical Units (Default: 00h)                                                                                                                                                                                                                                                                                                                                            |
| 07h    | 1    | bNumberWLU            | 04h             | 04h: 4 Well known logical units exist                                                                                                                                                                                                                                                                                                                                             |
| 08h    | 1    | bBootEnable           | User Conf.      | 00h: Boot feature disabled (Default)<br>01h: Bootable feature enabled                                                                                                                                                                                                                                                                                                             |
| 09h    | 1    | bDescrAccessEn        | User Conf.      | 00h: Device Descriptor access disabled (Default)<br>01h: Device Descriptor access enabled                                                                                                                                                                                                                                                                                         |
| 0Ah    | 1    | bInitPowerMode        | User Conf.      | 00h: UFS-Sleep Mode<br>01h: Active Mode (Default)                                                                                                                                                                                                                                                                                                                                 |
| 0Bh    | 1    | bHighPriorityLUN      | User Conf.      | 00h-07h: Configured LUN has high priority<br>7Fh: All logical units have the same priority (Default)                                                                                                                                                                                                                                                                              |
| 0Ch    | 1    | bSecureRemovalType    | User Conf.      | 00h: Information removed by an erase of the physical memory (Default)<br>01h: Information removed by overwriting the addressed locations with a single character followed by an erase.<br>02h: Information removed by overwriting the addressed locations with a character, its complement, then a random character.<br>03h: Information removed using a vendor define mechanism. |
| 0Dh    | 1    | bSecurityLU           | 01h             | 01h: RPMB                                                                                                                                                                                                                                                                                                                                                                         |
| 0Eh    | 1    | bBackgroundOpsTermLat | 04h             | bBackgroundOpsTermLat defines the maximum latency for the termination of ongoing background operations. The latency is expressed in units of 10ms.                                                                                                                                                                                                                                |
| 0Fh    | 1    | bInitActiveICCLLevel  | User Conf.      | bInitActiveICCLLevel defines the bActiveICCLLevel value after power on or reset<br>Valid range: 00h to 0Fh. (Default 00h)                                                                                                                                                                                                                                                         |
| 10h    | 2    | wSpecVersion          | 0220h           | Specification version 2.20                                                                                                                                                                                                                                                                                                                                                        |
| 12h    | 2    | wManufactureDate      | Device Specific | Manufacturing Date<br>ex) 0120h = Jan. 2020                                                                                                                                                                                                                                                                                                                                       |

| OFFSET | SIZE | NAME                  | VALUE           | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|--------|------|-----------------------|-----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 14h    | 1    | iManufacturerName     | 01h             | Index to Manufacturer Name String                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 15h    | 1    | iProductName          | 02h             | Index to Product Name String                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| 16h    | 1    | iSerialNumber         | 03h             | Index to Serial Number String                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 17h    | 1    | iOemID                | 04h             | Index to OEM ID String                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 18h    | 2    | wManufacturerID       | 01ADh           | Manufacturer ID                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 1Ah    | 1    | bUD0BaseOffset        | 16h             | Unit Descriptor 0 Base Offset                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 1Bh    | 1    | bUDConfigPLength      | 1Ah             | Unit Descr. Config. Param. Length<br>Total size of the configurable Unit Descriptor parameters                                                                                                                                                                                                                                                                                                                                                                                             |
| 1Ch    | 1    | bDeviceRTTCap         | 02h             | RTT Capability of device Maximum number of outstanding RTTs supported by device                                                                                                                                                                                                                                                                                                                                                                                                            |
| 1Dh    | 2    | wPeriodicRTCUpdate    | User Conf.      | Frequency and method of Real-Time Clock update (Default 000h)                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 1Fh    | 1    | bUFSFeatureSupport    | B1h             | UFS Features Support<br>This field indicates which features are supported by the device.<br>A feature is supported if the related bit is set to one.<br>bit[0]: Field Firmware Update (FFU)<br>bit[1]: Production State Awareness (PSA)<br>bit[2]: Device Life Span<br>bit[3]: Refresh Operation<br>bit[4]: TOO_HIGH_TEMPERATURE<br>bit[5]: TOO_LOW_TEMPERATURE<br>bit[6]: Extended Temperature<br>bit[7]: Host Performance Booster (HPB)<br>Others: Reserved<br>Bit 0 shall be set to one |
| 20h    | 1    | bFFUTimeout           | 03h             | Field Firmware Update Timeout.<br>The maximum time is expressed in units of seconds.                                                                                                                                                                                                                                                                                                                                                                                                       |
| 21h    | 1    | bQueueDepth           | 20h             | 0: The device implements the per-LU queueing architecture.                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| 22h    | 2    | wDeviceVersion        | Device Specific | Device version<br>64GB: 4306h<br>128GB: 4406h<br>256GB: 4506h<br>512GB: 4606h                                                                                                                                                                                                                                                                                                                                                                                                              |
| 24h    | 1    | bNumSecureWPArea      | 20h             | Number of Secure Write Protect Areas                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 25h    | 4    | dPSAMaxDataSize       | 00h             | PSA Maximum Data Size                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| 29h    | 1    | bPSAStateTimeout      | 00h             | PSA State Timeout                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 2Ah    | 1    | iProductRevisionLevel | 05h             | Index to the string which contains the Product Revision Level                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 2Bh    | 5    | Reserved              |                 | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 30h    | 16   | Reserved              |                 | Reserved for Unified Memory Extension standard                                                                                                                                                                                                                                                                                                                                                                                                                                             |

| OFFSET | SIZE | NAME                                   | VALUE           | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|--------|------|----------------------------------------|-----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 40h    | 2    | wHPBVersion                            | Vendor Specific | HPB Specification Version<br>Bit[15:8] = Major Version in BCD format<br>Bit[07:4] = Minor Version in BCD format<br>Bit[03:0] = Version suffix in BCD format<br>ex) version 1.03 = 0103h                                                                                                                                                                                                                                                                                                                            |
| 42h    | 1    | bHPBControl                            | User Conf.      | HPB Control Mode<br>00h: Host Control<br>01h: Device Control (Default)                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 43h    | 12   | Reserved                               | 00h             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| 4Fh    | 4    | dExtendedUFSFeaturesSupport            | 01B1h           | UFS Features Support<br>This field indicates which features are supported by the device.<br>A feature is supported if the related bit is set to one.<br>bit[0]: Field Firmware Update (FFU)<br>bit[1]: Production State Awareness (PSA)<br>bit[2]: Device Life Span<br>bit[3]: Refresh Operation<br>bit[4]: TOO_HIGH_TEMPERATURE<br>bit[5]: TOO_LOW_TEMPERATURE<br>bit[6]: Extended Temperature<br>bit[7]: Host Performance Booster (HPB)<br>bit[8]: WriteBooster<br>Others: Reserved<br>Bit 0 shall be set to one |
| 53h    | 1    | bWriteBoosterBufferPreserveUserSpaceEn | User Conf.      | Preserve User Space mode<br>00h: User space is reduced if WriteBooster Buffer is configured. The WriteBooster Buffer reduces the user space that can be configured at provisioning (default)<br>01h: User Space shall not be reduced if writebooster buffer is configured                                                                                                                                                                                                                                          |
| 54h    | 1    | bWriteBoosterBufferType                | User Conf.      | writebooster Buffer Type<br>00: LU Dedicated Buffer Type (default)<br>01: Single Shared Buffer Type                                                                                                                                                                                                                                                                                                                                                                                                                |
| 55h    | 4    | dNumSharedWriteBoosterBufferAllocUnits | User Conf.      | The writebooster Buffer size for the shared WriteBooster Buffer Configuration. If this value is zero, then the shared WriteBooster is not configured for this device.<br>(default 0)                                                                                                                                                                                                                                                                                                                               |

## 8.2 Geometry Descriptor

| OFFSET | SIZE | NAME                            | VALUE        | Description                                                                                                                                                                                                                                              |
|--------|------|---------------------------------|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 00h    | 1    | bLength                         | 57h          | Size of this Descriptor                                                                                                                                                                                                                                  |
| 01h    | 1    | bDescriptorIDN                  | 07h          | Geometry Descriptor Type Identifier                                                                                                                                                                                                                      |
| 02h    | 1    | bMediaTechnology                | 00h          | Reserved                                                                                                                                                                                                                                                 |
| 03h    | 1    | Resrvd                          |              | Reserved                                                                                                                                                                                                                                                 |
| 04h    | 8    | qTotalRawDeviceCapacity         | Device Conf. | Total Raw Device Capacity<br>Total memory quantity available to the user to configure the device logical units (RPMB excluded).<br>It is expressed in units of 512 Bytes.<br>64GB: 07738000h<br>128GB: 0EE64000h<br>256GB: 1DCBC000h<br>512GB: 3B96C000h |
| 0Ch    | 1    | bMaxNumberLU                    | 01h          | 32 Logical Units                                                                                                                                                                                                                                         |
| 0Dh    | 4    | dSegmentSize                    | 00002000h    | Segment Size<br>It is expressed in units of 512 Bytes                                                                                                                                                                                                    |
| 11h    | 1    | bAllocationUnitSize             | 01h          | Allocation Unit Size<br>Value expressed in number of Segments                                                                                                                                                                                            |
| 12h    | 1    | bMinAddrBlockSize               | 08h          | Minimum addressable block size (4KB)<br>Value expressed in unit of 512 Bytes                                                                                                                                                                             |
| 13h    | 1    | bOptimalReadBlockSize           | 40h          | Optimal read block size<br>Value expressed in unit of 512 Bytes                                                                                                                                                                                          |
| 14h    | 1    | bOptimalWriteBlockSize          | 80h          | Optimal write block size<br>Value expressed in unit of 512 Bytes                                                                                                                                                                                         |
| 15h    | 1    | bMaxInBufferSize                | 40h          | Max data-in buffer size (32KB)<br>Value expressed in unit of 512 Bytes                                                                                                                                                                                   |
| 16h    | 1    | bMaxOutBufferSize               | 40h          | Max data-out buffer size (32KB)<br>Value expressed in unit of 512 Bytes                                                                                                                                                                                  |
| 17h    | 1    | bRPMB_ReadWriteSize             | 40h          | Maximum number of RPMB frames (256 byte of data) allowed in Security Protocol In and Security Protocol Out.                                                                                                                                              |
| 18h    | 1    | bDynamicCapacity ResourcePolicy | 00h          | 00h: Spare blocks resource management policy is per logical unit.<br>The host should release amount of logical blocks from each logical unit as asked by the device.                                                                                     |
| 19h    | 1    | bDataOrdering                   | 00h          | 00h: out-of-order data transfer is not supported by the device.<br>01h: out-of-order data transfer is supported by the device.                                                                                                                           |
| 1Ah    | 1    | bMaxContextIDNumber             | 0Fh          | Maximum available number of contexts which are supported by the device.                                                                                                                                                                                  |
| 1Bh    | 1    | bSysDataTagUnitSize             | 00h          | bSysDataUnitSize provides system data tag unit size, which can be calculated as in the following. (in bytes)<br>Tag Unit Size = $2^{bSysDataTagUnitSize} \times bMinAddrBlockSize \times 512$                                                            |

| OFFSET | SIZE | NAME                   | VALUE       | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|--------|------|------------------------|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1Ch    | 1    | bSysDataTagResSize     | 00h         | <p>This field is defined to inform the host about the maximum storage area size in bytes allocated by the device to handle system data by the tagging mechanism.</p> <p>System Data Tag Resource Size =</p> $\text{Tag Unit Size} \times \text{floor}\left(\frac{q\text{TotalRawDeviceCapacity} \times 2^{b\text{SysDataTagResSize}-1}}{\text{Tag Unit Size}}\right)$ <p>The range of valid bSysDataTagResSize values is from 0 to 6. Values in range of 7 to 0xFF are reserved. The formula covers a range from about 0.1% to 6.25% of the device capacity.</p>                                           |
| 1Dh    | 1    | bSupportedSecRTypes    | 09h         | <p>Supported Secure Removal Types<br/>Bit map which represents the supported Secure Removal types.</p> <p>Bit 0: Information removed by an erase of the physical memory<br/>Bit 1: Information removed by overwriting the addressed locations with a single character followed by an erase.<br/>Bit 2: Information removed by overwriting the addressed locations with a character, its complement, then a random character.<br/>Bit 3: Information removed using a vendor define mechanism.<br/>Others: Reserved</p> <p>A value of one means that the corresponding Secure Removal type is supported.</p> |
| 1Eh    | 2    | wSupportedMemory Types | 8079h       | <p>Bit 0: Normal memory type<br/>Bit 1: System code memory type<br/>Bit 2: Non-Persistent memory type<br/>Bit 3: Enhanced memory type 1<br/>Bit 4: Enhanced memory type 2<br/>Bit 5: Enhanced memory type 3<br/>Bit 6: Enhanced memory type 4<br/>Bit 15: RPMB memory type<br/>* SK hynix supports SLC type for all enhanced memory type.<br/>This device has no difference of each enhanced type.</p>                                                                                                                                                                                                     |
| 20h    | 4    | dSystemCodeMaxNAllocU  | 00h         | System code memory type is not supported.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 24h    | 2    | wSystemCodeCapAdjFac   | 00h         | System code memory type is not supported.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 26h    | 4    | dNonPersistMaxNAllocU  | 00h         | Non-Persistent memory type is not supported.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| 2Ah    | 2    | wNonPersistCapAdjFac   | 00h         | Non-Persistent memory type is not supported.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| 2Ch    | 4    | dEnhanced1MaxNAllocU   | Device Conf | <p>Max Number of Allocation Units for the Enhanced memory type 1</p> <p>64GB : 03B9Ch<br/>128GB: 07732h<br/>256GB: 0EE5Eh<br/>512GB: 1DCB6h</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                            |

| OFFSET | SIZE | NAME                     | VALUE       | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|--------|------|--------------------------|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 30h    | 2    | wEnhanced1CapAdjFac      | 0300h       | Capacity Adjustment Factor for the Enhanced memory type 1<br>Factor used to adjust the memory capacity of this memory property from normal memory:<br><br>Capacity Enhanced1 = CapacityNormalMem / CapAdjFac<br><br>$wEnhanced1CapAdjFac = \text{INTEGER}(256 \times CapAdjFac)$                                                                                                                                                                                                                                                                                                                                               |
| 32h    | 4    | dEnhanced2MaxNAllocU     | Device Conf | Enhanced memory type 2 is supported.<br>64GB : 03B9Ch<br>128GB: 07732h<br>256GB: 0EE5Eh<br>512GB: 1DCB6h                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 36h    | 2    | wEnhanced2CapAdjFac      | 0300h       | Enhanced memory type 2 is supported.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 38h    | 4    | dEnhanced3MaxNAllocU     | Device Conf | Enhanced memory type 3 is supported.<br>64GB : 03B9Ch<br>128GB: 07732h<br>256GB: 0EE5Eh<br>512GB: 1DCB6h                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 3Ch    | 2    | wEnhanced3CapAdjFac      | 0300h       | Enhanced memory type 3 is supported.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 3Eh    | 4    | dEnhanced4MaxNAllocU     | Device Conf | Enhanced memory type 4 is supported.<br>64GB : 03B9Ch<br>128GB: 07732h<br>256GB: 0EE5Eh<br>512GB: 1DCB6h                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 42h    | 2    | wEnhanced4CapAdjFac      | 0300h       | Enhanced memory type 4 is supported.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 44h    | 4    | dOptimalLogicalBlockSize | 03333003h   | Optimal Logical Block Size<br>Bit [3:0]: Normal memory type<br>Bit [7:4]: System code memory type<br>Bit [11:8]: Non-Persistent memory type<br>Bit [15:12]: Enhanced memory type 1<br>Bit [19:16]: Enhanced memory type 2<br>Bit [23:20]: Enhanced memory type 3<br>Bit [27:24]: Enhanced memory type 4<br>Bit [31:28]: Reserved<br>The optimal logical block size for each memory type can be calculated from the related dOptimalLogicalBlockSize field as indicated in the following:<br>$\text{Optimal Logical Block Size} = 2^{\text{(dOptimalLogicalBlockSize field)}} \times bMinAddrBlockSize \times 512 \text{ byte}$ |

| OFFSET | SIZE | NAME                                                | VALUE        | Description                                                                                                                                                                                                                                                                                                                                                                 |
|--------|------|-----------------------------------------------------|--------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 48h    | 1    | bHPBRegionSize                                      | 0Fh          | HPB Region size, which can be calculated as in the following (in bytes)<br>HPB Region Size = 512B x 2 <sup>bHPBRegionSize</sup>                                                                                                                                                                                                                                             |
| 49h    | 1    | bHPBNumberLU                                        | 20h          | Maximum number of HPB LU supported by the device<br>00h: HPB is not supported by the device.<br>01h ~ 20h: Maximum number of HPB LU supported by the device<br>Others: Reserved                                                                                                                                                                                             |
| 4Ah    | 1    | bHPBSubRegionSize                                   | 0Fh          | HPB Sub-Region size, which can be calculated as in the following (in bytes) and shall be a multiple of Logical Block size<br>HPB Sub-Region size = 512B x 2 <sup>bHPBSubRegionSize</sup>                                                                                                                                                                                    |
| 4Bh    | 2    | wDeviceMaxActiveHPBRegions                          | Device Conf. | Maximum number of Active HPB Regions that is supported by the device<br>64GB : 0EE7h<br>128GB: 1DCDh<br>256GB: 2000h<br>512GB: 2000h                                                                                                                                                                                                                                        |
| 4Dh    | 2    | Reserved                                            | 00h          |                                                                                                                                                                                                                                                                                                                                                                             |
| 4Fh    | 4    | dWriteBoosterBufferMaxNAllocUnits                   | 00h          | Maximum Total WriteBooster Buffer size which is supported by the entire device. The summation of the WriteBooster Buffer size for all LUs should be equal to or less than size value indicated by this descriptor<br>64GB : 0400h<br>128GB: 0C00h<br>256GB: 1E00h<br>512GB: 4600h                                                                                           |
| 53h    | 1    | bDeviceMaxWriteBoosterLUs                           | 01h          | Number of maximum WriteBooster Buffer supported by the device<br>Default 01h                                                                                                                                                                                                                                                                                                |
| 54h    | 1    | bWriteBoosterBufferCapacityAdjFac                   | 03h          | Capacity Adjustment Factor for the WriteBooster Buffer Memory Type<br>This Value provides the LBA space reduction multiplication factor when WriteBooster Buffer is configured in user space reduction mode.<br>Therefore, this parameter applies only if bWriteBoosterBufferPreservedUserSpaceEn is 00h.<br>02h: MLC NAND<br>03h: TLC NAND                                 |
| 55h    | 1    | bSupportedWriteBoosterBufferUserSpaceReductionTypes | 01h          | The supportability of user space reduction mode and preserve user space mode.<br>00h: WriteBooster Buffer can be configured only in user space reduction type<br>01h: WriteBooster Buffer can be configured only in preserve user space type (Default)<br>02h: Device can be configured in either user space reduction type or preserve user space type<br>Others: Reserved |
| 56h    | 1    | bSupportedWriteBoosterBufferTypes                   | 02h          | The supportability of WriteBooster Buffer Type<br>00h: LU Based WriteBooster Buffer Configuration<br>01h: Single shared WriteBooster Buffer configuration<br>02h: Supporting both LU based WriteBooster Buffer and Single shared WriteBooster Buffer Configuration (Default)<br>Others: Reserved                                                                            |

### 8.3 Unit Descriptor

| OFFSET | SIZE | NAME            | VALUE      | Description                                                                                                                                                                                                                                                                                                                                           |
|--------|------|-----------------|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 00h    | 1    | bLength         | 2Dh        | Size of this Descriptor                                                                                                                                                                                                                                                                                                                               |
| 01h    | 1    | bDescriptorIDN  | 02h        | UNIT Descriptor Type Identifier                                                                                                                                                                                                                                                                                                                       |
| 02h    | 1    | bUnitIndex      | 00h to 1Fh | Unit Index                                                                                                                                                                                                                                                                                                                                            |
| 03h    | 1    | bLUEnable       | User Conf. | Logical Unit Enable<br>00h: Logical Unit disabled (Default)<br>01h: Logical Unit enabled<br>02h: Logical Unit enabled with HPB function<br>Others: Reserved                                                                                                                                                                                           |
| 04h    | 1    | bBootLunID      | User Conf. | Boot LUN ID<br>00h: Not bootable (Default)<br>01h: Boot LU A<br>02h: Boot LU B<br>Others: Reserved                                                                                                                                                                                                                                                    |
| 05h    | 1    | bLUWriteProtect | User Conf. | Logical Unit Write Protect<br>00h: LU not write protected (Default)<br>01h: LU write protected when fPowerOnWPEn = 1<br>02h: LU permanently write protected when fPermanentWPEn = 1<br>Others: Reserved                                                                                                                                               |
| 06h    | 1    | bLUQueueDepth   | 00h        | Logical Unit Queue Depth<br>Queue depth available in this LU.<br>Queue depth of '0' means best effort by device to service the command task.                                                                                                                                                                                                          |
| 07h    | 1    | bPSASensitive   | 00h        | 00h: LU is not sensitive to soldering.<br>01h: LU is sensitive to soldering.<br>Others: Reserved                                                                                                                                                                                                                                                      |
| 08h    | 1    | bMemoryType     | User Conf. | Memory Type<br>bMemoryType defines logical unit memory type.<br>00h: Normal Memory (Default)<br>01h: System code memory type<br>(Not supported)<br>02h: Non-Persistent memory type<br>(Not supported)<br>03h: Enhanced memory type 1<br>04h: Enhanced memory type 2<br>05h: Enhanced memory type 3<br>06h: Enhanced memory type 4<br>Others: Reserved |

| OFFSET  | SIZE | NAME                     | VALUE      | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|---------|------|--------------------------|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 09h     | 1    | bDataReliability         | User Conf. | Data Reliability<br>bDataReliability defines the device behavior when a power failure occurs during a write operation to the logical unit<br>00h: the logical unit is not protected. Logical unit's entire data might be lost as a result of a power failure during a write operation (Default)<br>01h: logical unit is protected. Logical unit's data is protected against power failure.<br>Others: Reserved                                                                                                                 |
| 0Ah     | 1    | bLogicalBlockSize        | User conf. | Logical Block Size (Default 4KB)<br>The size of addressable logical blocks is equal the result of exponentiation with as base the number two and as exponent the bLogicalBlockSize value: $2^{bLogicalBlockSize}$ (i.e., bLogicalBlockSize = 0Ch corresponds to 4 KByte Logical Block Size).<br>Its minimum value is 0Ch, which corresponds to 4 Kbyte.                                                                                                                                                                        |
| 0Bh     | 8    | qLogicalBlockCount       | User conf. | Logical Block Count (Default 00h)<br>Total number of addressable Logical Blocks in the LU in Logical Block Size unit.<br>qLogicalBlockCount can be configured setting the dNumAllocUnits parameter of the Configuration Descriptor.                                                                                                                                                                                                                                                                                            |
| 13h     | 4    | dEraseBlockSize          | 00h        | Erase Block Size (4KB) in number of Logical Blocks.<br>dEraseBlockSize value is updated automatically by the device after device configuration.                                                                                                                                                                                                                                                                                                                                                                                |
| 17h     | 1    | bProvisioningType        | User conf. | Provisioning Type<br>00h: Thin Provisioning is disabled (default)<br>02h: Thin Provisioning is enabled and TPRZ = 0<br>03h: Thin Provisioning is enabled and TPRZ = 1<br>Others: Reserved                                                                                                                                                                                                                                                                                                                                      |
| 18h:1Fh | 8    | qPhyMemResourceCount     | 00h        | Physical Memory Resource Count<br>Total physical memory resource available in the logical unit.<br>Value expressed in units of Logical Block Size.                                                                                                                                                                                                                                                                                                                                                                             |
| 20h     | 2    | wContextCapabilities     | User conf. | Default 0000h<br>Bit [3:0]: MaxContextID is the maximum amount of contexts that the LU supports simultaneously. The sum of all MaxContextID must not exceed bMaxContextIDNumber.<br>Bit [6:4]: LARGE_UNIT_MAX_MULTIPLIER_M1 is the highest multiplier that can be configured for Large Unit contexts, minus one. Large Unit contexts may be configured to have a multiplier in the range:<br>$1 \leq \text{multiplier} \leq (\text{LARGE\_UNIT\_MAX\_MULTIPLIER\_M1} + 1)$<br>This field is read only.<br>Bit [15:7]: Reserved |
| 22h     | 1    | bLargeUnitGranularity_M1 | 00h        | Large Unit is not supported.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 23h     | 2    | wLUMaxActiveHPBRegions   | User conf. | Maximum Number of Active HPB Regions<br>Maximum number of HPB Active Regions that is supported by the logical unit.<br>Default value is 0000h                                                                                                                                                                                                                                                                                                                                                                                  |

| OFFSET | SIZE | NAME                                   | VALUE      | Description                                                                                                                                                   |
|--------|------|----------------------------------------|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 25h    | 2    | wHPBPinnedRegion<br>StartIdx           | User conf. | HPB Pinned Region Start Offset<br>Default value is 0000h                                                                                                      |
| 27h    | 2    | wNumHPBPinnedRegions                   | User conf. | Number of HPB Pinned Regions<br>Number of HPB pinned Regions assigned to the HPB logical unit.<br>Value "0" means that there is no pinned Region for this LU. |
| 29h    | 4    | dLUNumWriteBoosterBuff<br>erAllocUnits | User Conf. | The WriteBooster Buffer size for the Logical Unit.<br>If this value is '0', then the WriteBooster is not Supported for this LU                                |

**8.3.1 RPMB Unit Descriptor**

| OFFSET  | SIZE | NAME                 | VALUE     | Description                                                                                                                                                                                                                                                                            |
|---------|------|----------------------|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 00h     | 1    | bLength              | 23h       | Size of this Descriptor                                                                                                                                                                                                                                                                |
| 01h     | 1    | bDescriptorIDN       | 02h       | RPMB Unit Descriptor Type Identifier                                                                                                                                                                                                                                                   |
| 02h     | 1    | bUnitIndex           | C4h       | Unit Index                                                                                                                                                                                                                                                                             |
| 03h     | 1    | bLUEnable            | 01h       | 01h: Logical Unit enabled                                                                                                                                                                                                                                                              |
| 04h     | 1    | bBootLunID           | 00h       | 00h: Not bootable                                                                                                                                                                                                                                                                      |
| 05h     | 1    | bLUWriteProtect      | 00h       | 00h: LU not write protected                                                                                                                                                                                                                                                            |
| 06h     | 1    | bLUQueueDepth        | 01h       | Queue depth available in this LU.                                                                                                                                                                                                                                                      |
| 07h     | 1    | bPSASensitive        | 00h       |                                                                                                                                                                                                                                                                                        |
| 08h     | 1    | bMemoryType          | 0Fh       | 0Fh: RPMB Memory Type                                                                                                                                                                                                                                                                  |
| 09h     | 1    | Reserved             |           | Reserved                                                                                                                                                                                                                                                                               |
| 0Ah     | 1    | bLogicalBlockSize    | 08h       | The size of addressable logical blocks is equal the result of exponentiation with as base the number two and as exponent the bLogicalBlockSize value: $2^{bLogicalBlockSize}$ (i.e., bLogicalBlockSize = 08h corresponds to 256 Byte Logical Block Size)                               |
| 0Bh     | 8    | qLogicalBlockCount   | 00010000h | Total number of addressable Logical Blocks of the RPMB LU in Logical Block Size unit. For RPMB, Logical Block Count shall be a multiple of 512 (i.e., 128 KByte)                                                                                                                       |
| 13h     | 4    | dEraseBlockSize      | 80000000h | In number of Logical Blocks. For RPMB, Erase Block Size is ignored.                                                                                                                                                                                                                    |
| 17h     | 1    | bProvisioningType    | 00h       | 00h: Thin Provisioning is disabled.                                                                                                                                                                                                                                                    |
| 18h:1Fh | 8    | qPhyMemResourceCount | 00010000h | Total physical memory resource available in the logical unit. Value expressed in units of bLogicalBlockSize. The dynamic device capacity feature does not apply to the RPMB well known logical unit. Therefore qPhyMemResourceCount value is always equal to qLogicalBlockCount value. |
| 20h:22h | 3    | Reserved             |           | Reserved                                                                                                                                                                                                                                                                               |

## 8.4 Power Parameters Descriptor

| OFFSET | SIZE | NAME                    | VALUE | Description                                                                                                 |
|--------|------|-------------------------|-------|-------------------------------------------------------------------------------------------------------------|
| 00h    | 1    | bLength                 | 62h   | Size of this descriptor                                                                                     |
| 01h    | 1    | bDescriptorIDN          | 08h   | Power Parameters Descriptor Type Identifier                                                                 |
| 02h    | 2    | wActiveICCLevelsVCC(0)  | 82BCh | 2 byte maximum VCC current value for each of the 16 active current consumption levels starting with level 0 |
| 04h    | 2    | wActiveICCLevelsVCC(1)  |       |                                                                                                             |
| 06h    | 2    | wActiveICCLevelsVCC(2)  |       |                                                                                                             |
| 08h    | 2    | wActiveICCLevelsVCC(3)  |       |                                                                                                             |
| 0Ah    | 2    | wActiveICCLevelsVCC(4)  |       |                                                                                                             |
| 0Ch    | 2    | wActiveICCLevelsVCC(5)  |       |                                                                                                             |
| 0Eh    | 2    | wActiveICCLevelsVCC(6)  |       |                                                                                                             |
| 10h    | 2    | wActiveICCLevelsVCC(7)  |       |                                                                                                             |
| 12h    | 2    | wActiveICCLevelsVCC(8)  |       |                                                                                                             |
| 14h    | 2    | wActiveICCLevelsVCC(9)  |       |                                                                                                             |
| 16h    | 2    | wActiveICCLevelsVCC(10) |       |                                                                                                             |
| 18h    | 2    | wActiveICCLevelsVCC(11) |       |                                                                                                             |
| 1Ah    | 2    | wActiveICCLevelsVCC(12) |       |                                                                                                             |
| 1Ch    | 2    | wActiveICCLevelsVCC(13) |       |                                                                                                             |
| 1Eh    | 2    | wActiveICCLevelsVCC(14) |       |                                                                                                             |
| 20h    | 2    | wActiveICCLevelsVCC(15) |       |                                                                                                             |
| 22h    | 2    | wActiveICCLevelsVCCQ(0) | 00h   | Not Used                                                                                                    |
| 24h    | 2    | wActiveICCLevelsVCCQ(1) | 00h   | Not Used                                                                                                    |
| 26h    | 2    | wActiveICCLevelsVCCQ(2) | 00h   | Not Used                                                                                                    |
| 28h    | 2    | wActiveICCLevelsVCCQ(3) | 00h   | Not Used                                                                                                    |
| 2Ah    | 2    | wActiveICCLevelsVCCQ(4) | 00h   | Not Used                                                                                                    |
| 2Ch    | 2    | wActiveICCLevelsVCCQ(5) | 00h   | Not Used                                                                                                    |
| 2Eh    | 2    | wActiveICCLevelsVCCQ(6) | 00h   | Not Used                                                                                                    |
| 30h    | 2    | wActiveICCLevelsVCCQ(7) | 00h   | Not Used                                                                                                    |
| 32h    | 2    | wActiveICCLevelsVCCQ(8) | 00h   | Not Used                                                                                                    |
| 34h    | 2    | wActiveICCLevelsVCCQ(9) | 00h   | Not Used                                                                                                    |

| OFFSET | SIZE | NAME                      | VALUE | Description                                                                                                   |
|--------|------|---------------------------|-------|---------------------------------------------------------------------------------------------------------------|
| 36h    | 2    | wActiveICCLevelsVCCQ(10)  | 00h   | Not Used                                                                                                      |
| 38h    | 2    | wActiveICCLevelsVCCQ(11)  | 00h   | Not Used                                                                                                      |
| 3Ah    | 2    | wActiveICCLevelsVCCQ(12)  | 00h   | Not Used                                                                                                      |
| 3Ch    | 2    | wActiveICCLevelsVCCQ(13)  | 00h   | Not Used                                                                                                      |
| 3Eh    | 2    | wActiveICCLevelsVCCQ(14)  | 00h   | Not Used                                                                                                      |
| 40h    | 2    | wActiveICCLevelsVCCQ(15)  | 00h   | Not Used                                                                                                      |
| 42h    | 2    | wActiveICCLevelsVCCQ2(0)  | 82BCh | 2 byte maximum VCCQ2 current value for each of the 16 active current consumption levels starting with level 0 |
| 44h    | 2    | wActiveICCLevelsVCCQ2(1)  |       |                                                                                                               |
| 46h    | 2    | wActiveICCLevelsVCCQ2(2)  |       |                                                                                                               |
| 48h    | 2    | wActiveICCLevelsVCCQ2(3)  |       |                                                                                                               |
| 4Ah    | 2    | wActiveICCLevelsVCCQ2(4)  |       |                                                                                                               |
| 4Ch    | 2    | wActiveICCLevelsVCCQ2(5)  |       |                                                                                                               |
| 4Eh    | 2    | wActiveICCLevelsVCCQ2(6)  |       |                                                                                                               |
| 50h    | 2    | wActiveICCLevelsVCCQ2(7)  |       |                                                                                                               |
| 52h    | 2    | wActiveICCLevelsVCCQ2(8)  |       |                                                                                                               |
| 54h    | 2    | wActiveICCLevelsVCCQ2(9)  |       |                                                                                                               |
| 56h    | 2    | wActiveICCLevelsVCCQ2(10) |       |                                                                                                               |
| 58h    | 2    | wActiveICCLevelsVCCQ2(11) |       |                                                                                                               |
| 5Ah    | 2    | wActiveICCLevelsVCCQ2(12) |       |                                                                                                               |
| 5Ch    | 2    | wActiveICCLevelsVCCQ2(13) |       |                                                                                                               |
| 5Eh    | 2    | wActiveICCLevelsVCCQ2(14) |       |                                                                                                               |
| 60h    | 2    | wActiveICCLevelsVCCQ2(15) |       |                                                                                                               |

## 8.5 Interconnect Descriptor

| OFFSET | SIZE | NAME             | VALUE | Description                                                           |
|--------|------|------------------|-------|-----------------------------------------------------------------------|
| 00h    | 1    | bLength          | 06h   | Size of this Descriptor                                               |
| 01h    | 1    | bDescriptorIDN   | 04h   | Interconnect Description Type Identifier                              |
| 02h    | 2    | bcdUniproVersion | 0161h | MIPI UniPro version number in BCD format (i.e., version 1.61 = 0161h) |
| 04h    | 2    | bcdMphyVersion   | 0300h | MIPI M-PHY version number in BCD format (i.e., version 3.00 = 0300h)  |

## 8.6 Manufacturer Name String Descriptor

| OFFSET | SIZE | NAME           | VALUE | Description                       |
|--------|------|----------------|-------|-----------------------------------|
| 00h    | 1    | bLength        | 12h   | Size of this Descriptor           |
| 01h    | 1    | bDescriptorIDN | 05h   | String Descriptor Type Identifier |
| 02h    | 2    | UC[0]          | 0053h | Unicode string character ("S")    |
| 04h    | 2    | UC[1]          | 004Bh | Unicode string character ("K")    |
| 06h    | 2    | UC[2]          | 0068h | Unicode string character ("h")    |
| 08h    | 2    | UC[3]          | 0079h | Unicode string character ("y")    |
| 0Ah    | 2    | UC[4]          | 006Eh | Unicode string character ("n")    |
| 0Ch    | 2    | UC[5]          | 0069h | Unicode string character ("i")    |
| 0Eh    | 2    | UC[6]          | 0078h | Unicode string character ("x")    |
| 10h    | 2    | UC[7]          | 0000h | NULL                              |

### 8.7 Product Name String Descriptor

| OFFSET | SIZE | NAME           | 64GB  | 128GB | 256GB | 512GB | Description                                   |
|--------|------|----------------|-------|-------|-------|-------|-----------------------------------------------|
| 00h    | 1    | bLength        | 22h   | 22h   | 22h   | 22h   | Size of this Descriptor                       |
| 01h    | 1    | bDescriptorIDN | 05h   | 05h   | 05h   | 05h   | Type Identifier                               |
| 02h    | 2    | UC[0]          | 0048h | 0048h | 0048h | 0048h | "H"                                           |
| 04h    | 2    | UC[1]          | 004Eh | 004Eh | 004Eh | 004Eh | "N"                                           |
| 06h    | 2    | UC[2]          | 0038h | 0038h | 0038h | 0038h | "8"                                           |
| 08h    | 2    | UC[3]          | 0047h | 0054h | 0054h | 0054h | 64GB: "G" 128GB: "T"<br>256GB: "T" 512GB: "T" |
| 0Ah    | 2    | UC[4]          | 0039h | 0030h | 0031h | 0032h | 64GB: "9" 128GB: "0"<br>256GB: "1" 512GB: "2" |
| 0Ch    | 2    | UC[5]          | 0036h | 0036h | 0036h | 0036h | "6"                                           |
| 0Eh    | 2    | UC[6]          | 0031h | 0031h | 0031h | 0031h | "1"                                           |
| 10h    | 2    | UC[7]          | 005Ah | 005Ah | 005Ah | 005Ah | "Z"                                           |
| 12h    | 2    | UC[8]          | 0047h | 0047h | 0047h | 0047h | "G"                                           |
| 14h    | 2    | UC[9]          | 004Bh | 004Bh | 004Bh | 004Bh | "K"                                           |
| 16h    | 2    | UC[10]         | 0058h | 0058h | 0058h | 0058h | "X"                                           |
| 18h    | 2    | UC[11]         | 0030h | 0030h | 0030h | 0030h | "0"                                           |
| 1Ah    | 2    | UC[12]         | 0033h | 0031h | 0031h | 0031h | 64GB: "3" 128GB: "1"<br>256GB: "1" 512GB: "1" |
| 1Ch    | 2    | UC[13]         | 0031h | 0032h | 0033h | 0034h | 64GB: "1" 128GB: "2"<br>256GB: "3" 512GB: "4" |
| 1Eh    | 2    | UC[14]         | 0000h | 0000h | 0000h | 0000h | NULL                                          |
| 20h    | 2    | UC[15]         | 0000h | 0000h | 0000h | 0000h | NULL                                          |

### 8.8 OEM ID String Descriptor

| OFFSET | SIZE | NAME           | VALUE | Description                        |
|--------|------|----------------|-------|------------------------------------|
| 00h    | 1    | bLength        | 0Ah   | Size of this Descriptor            |
| 01h    | 1    | bDescriptorIDN | 05h   | String Description Type Identifier |
| 02h    | 2    | UC[0]          | 0030h |                                    |
| 04h    | 2    | UC[1]          | 0031h |                                    |
| 06h    | 2    | UC[2]          | 0041h |                                    |
| 08h    | 2    | UC[3]          | 0044h |                                    |

## 8.9 Serial Number String Descriptor

| OFFSET | SIZE | NAME           | VALUE | Description                       |
|--------|------|----------------|-------|-----------------------------------|
| 00h    | 1    | bLength        | 0Eh   | Size of this Descriptor           |
| 01h    | 1    | bDescriptorIDN | 05h   | String Descriptor Type Identifier |
| 02h    | 2    | UC[0]          | -     | Unique serial number hex code     |
| 04h    | 2    | UC[1]          | -     | Unique serial number hex code     |
| 06h    | 2    | UC[2]          | -     | Unique serial number hex code     |
| 08h    | 2    | UC[3]          | 0000h | NULL                              |
| 0Ah    | 2    | UC[4]          | 0000h | NULL                              |
| 0Ch    | 2    | UC[5]          | 0000h | NULL                              |

SK hynix supports 6 Bytes serial Number which is assigned by unique hex-code at each device. If some part of them (less than 6 bytes) are used, it couldn't be guaranteed uniqueness.

## 8.10 Product Revision Level String Descriptor

| OFFSET | SIZE | NAME           | VALUE               | Description                        |
|--------|------|----------------|---------------------|------------------------------------|
| 00h    | 1    | bLength        | 0Ah                 | Size of this Descriptor            |
| 01h    | 1    | bDescriptorIDN | 05h                 | String Description Type Identifier |
| 02h    | 2    | UC[0]          | 0030h <sup>1)</sup> | "0"                                |
| 04h    | 2    | UC[1]          | 0030h <sup>1)</sup> | "0"                                |
| 06h    | 2    | UC[2]          | 0030h <sup>1)</sup> | "0"                                |
| 08h    | 2    | UC[3]          | 0031h <sup>1)</sup> | "1"                                |

• **NOTE 1** The value in product revision level string descriptor composed of the revision count of controller and the revision count of F/W patch. Above value is an example.

## 8.11 Device Health Descriptor

| OFFSET | SIZE | NAME                | VALUE           | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|--------|------|---------------------|-----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 00h    | 1    | bLength             | 25h             | Size of this Descriptor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 01h    | 1    | bDescriptorIDN      | 09h             | Device Health Descriptor Type Identifier                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| 02h    | 1    | bPreEOLInfo         | Device Specific | Pre End of Life Information<br>This field provides indication about device life time reflected by average reserved blocks.<br>00h: Not defined<br>01h: Normal<br>02h: Warning Consumed 80% of reserved blocks<br>03h: Critical Consumed 90% of reserved blocks<br>Others: Reserved                                                                                                                                                                                                                                                                                                                                                                                                            |
| 03h    | 1    | bDeviceLifeTimeEstA | Device Specific | This field provides an indication of the device life time based on the amount of performed program/erase cycles. The caculation method is vendor specific and reffered as method A.<br>00h: information not available<br>01h: 0%~10% device life time used<br>02h: 10%~20% device life time used<br>03h: 20%~30% device life time used<br>04h: 30%~40% device life time used<br>05h: 40%~50% device life time used<br>06h: 50%~60% device life time used<br>07h: 60%~70% device life time used<br>08h: 70%~80% device life time used<br>09h: 80%~90% device life time used<br>0Ah: 90%~100% device life time used<br>0Bh: Exceeded its maximum estimated device life time<br>Others: Reserved |
| 04h    | 1    | bDeviceLifeTimeEstB | Device Specific | This field provides an indication of the device life time based on the amount of performed program/erase cycles. The caculation method is vendor specific and reffered as method B.<br>00h: Information not available<br>01h: 0%~10% device life time used<br>02h: 10%~20% device life time used<br>03h: 20%~30% device life time used<br>04h: 30%~40% device life time used<br>05h: 40%~50% device life time used<br>06h: 50%~60% device life time used<br>07h: 60%~70% device life time used<br>08h: 70%~80% device life time used<br>09h: 80%~90% device life time used<br>0Ah: 90%~100% device life time used<br>0Bh: Exceeded its maximum estimated device life time<br>Others: Reserved |

| OFFSET | SIZE | NAME                      | VALUE           | Description                                                                                                                    |
|--------|------|---------------------------|-----------------|--------------------------------------------------------------------------------------------------------------------------------|
| 05h    | 2    | wFactoryBadBlockCount     | Device Specific | Initial bad block count                                                                                                        |
| 07h    | 2    | wRuntimeBadBlockCount     | Device Specific | Run Time bad block count                                                                                                       |
| 09h    | 2    | wMaxBlockEraseCount       | Device Specific | Maximum NAND block erase count                                                                                                 |
| 0Bh    | 2    | wMinBlockEraseCount       | Device Specific | Minimum NAND block erase count                                                                                                 |
| 0Dh    | 2    | wAveBlockEraseCount       | Device Specific | Average NAND block erase count                                                                                                 |
| 0Fh    | 2    | wReadReclaimCount         | Device Specific | Count number of read reclaim operation                                                                                         |
| 11h    | 4    | dSPOCount                 | Device Specific | Count number of Sudden power off.<br>If reach to 0xFFFFFFFF, it will not be increased further.                                 |
| 15h    | 4    | dTotalWriteSize100M       | Device Specific | Total write size, unit is 100MB                                                                                                |
| 19h    | 4    | dLVD count                | Device Specific | Low Voltage Detection of VCC, VCCQ power supply.<br>Bit31~Bit16: LVD count of VCC(3.3V)<br>Bit15~Bit0: LVD count of VCCQ(1.8V) |
| 1Dh    | 2    | bFFUCount                 | Device Specific | Success count of FFU to higher (not same) version firmware                                                                     |
| 1Fh    | 4    | dTotalReadSize100M        | Device Specific | Total read size, unit is 100MB                                                                                                 |
| 23h    | 1    | bRemainReservedBlockCount | Device Specific | Count number of remain reserved block                                                                                          |
| 24h    | 1    | Reserved                  |                 |                                                                                                                                |

## 8.12 UFS Flags

| IDN | NAME                  | TYPE                       | Default | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|-----|-----------------------|----------------------------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 00h | Reserved              |                            |         | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| 01h | fDeviceInit           | Read/<br>Set only          | 0       | Device Initialization<br>Host sets fDeviceInit flag to initiate device initialization after boot process is completed.<br>Device resets flag when device initialization is completed.<br>0b: Device initialization completed or not started yet.<br>1b: Device initialization in progress.                                                                                                                                                                                                                                             |
| 02h | fPermanentWPEn        | Read/<br>Write Once        | 0       | Permanent Write Protection Enable<br>fPermanentWPEn enables permanent write protection on all logical units configured as permanent protected;<br>it cannot be toggled or cleared once it is set.<br>00h: Permanent write protection disabled.<br>01h: Permanent write protection enabled.                                                                                                                                                                                                                                             |
| 03h | fPowerOnWPEn          | Read/<br>Power-on<br>Reset | 0       | Power On Write Protection Enable<br>fPowerOnWPEn enables the write protection on all logical units configured as power on write protected.<br>If fPowerOnWPEn is equal to one and the device receives a Query Request to clear or toggle this flag, the Query Request shall fail and Response field shall be set to "F8h"(Parameter already written).<br>The device shall set fPowerOnWPEn to zero in the event of power cycle or hardware reset.<br>0b: Power on write protection disabled.<br>1b: Power on write protection enabled. |
| 04h | fBackgroundOpsEn      | Read/<br>Volatile          | 1       | Background Operations Enable<br>0b: Device is not permitted to run background operations.<br>1b: Device is permitted to run background operations.                                                                                                                                                                                                                                                                                                                                                                                     |
| 05h | fDeviceLifeSpanModeEn | Read/<br>Volatile          | 0       | Device Life Span Mode<br>0b: Device Life Span Mode is disabled.<br>1b: Device Life Span Mode is enabled.                                                                                                                                                                                                                                                                                                                                                                                                                               |
| 06h | fPurgeEnable          | Write Only/<br>Volatile    | 0       | Purge Enable<br>0b: Purge operation is disabled.<br>1b: Purge operation is enabled.<br><br>This flag shall only be set when the command queue of all logical units are empty and the bPurgeStatus is 00h (Idle).<br>fPurgeEnable is automatically cleared by the UFS device when the operation completes or an error condition occurs. fPurgeEnable can be cleared by the host to interrupt an ongoing purge operation.                                                                                                                |
| 07h | Reserved              |                            |         | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |

| IDN | NAME                                        | TYPE                | Default | Description                                                                                                                                                                                                                                                                                             |
|-----|---------------------------------------------|---------------------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 08h | fPhyResourceRemoval                         | Read/<br>Persistent | 0       | Physical Resource Removal<br>The host sets this flag to one to indicate that the dynamic capacity operation shall commence upon device EndPointReset or hardware reset.<br>The device shall reset this flag to zero after completion of dynamic capacity operation.<br>The host cannot reset this flag. |
| 09h | fBusyRTC                                    | Read Only           | 0       | Busy Real Time Clock<br>0b: Device is not executing internal operation related to RTC.<br>1b: Device is executing internal operation related to RTC.<br>When this flag is set to one, it is recommended for the host to not send commands to the device.                                                |
| 0Ah | Reserved                                    |                     |         | Reserved                                                                                                                                                                                                                                                                                                |
| 0Bh | fPermanentlyDisableFw<br>Update             | Read/<br>Write Once | 0       | Permanently Disable Firmware Update<br>0b: The UFS device firmware may be modified<br>1b: The UFS device shall permanently disallow future firmware updates to the UFS device                                                                                                                           |
| 0Ch | Reserved                                    | -                   | -       |                                                                                                                                                                                                                                                                                                         |
| 0Dh | Reserved                                    | -                   | -       |                                                                                                                                                                                                                                                                                                         |
| 0Eh | fWriteBoosterEn                             | Read/<br>Volatile   | 0       | writebooster Enable<br>0b: writebooster is not enabled<br>1b: writebooster is enabled                                                                                                                                                                                                                   |
| 0Fh | fWriteBoosterBufferFlushEn                  | Read/<br>Volatile   | 0       | Flush the data in writebooster Buffer to the user area of storage<br>0b: Flush operation is not performed<br>1b: Flush operation is performed                                                                                                                                                           |
| 10h | fWriteBoosterBufferFlushD<br>uringHibernate | Read/<br>Volatile   | 0       | Flush writebooster Buffer during Hibernation state<br>0b: Device is not allowed to flush the writebooster buffer during Hibernation state of the device<br>1b: Device is allowed to flush the writebooster Buffer during Hibernation state of the device                                                |
| 11h | fHPBReset                                   | Read /<br>Set Only  | 0       | HPB Reset<br>Host set this flag as "1" to inform the device that host reset its HPB tables. After this flag is set all regions are inactive. Device reset flag as "0" when device inactivated all region information.<br>0b: HPB reset completed or not started yet<br>1b: HPB reset in progress        |

### 8.13 UFS Attributes

| IDN | NAME                | TYPE                | Size [Byte] | MDV | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|-----|---------------------|---------------------|-------------|-----|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 00h | bBootLunEn          | Read/<br>Persistent | 1           | 00h | Boot LUN Enable<br>00h: Boot disabled<br>01h: Enabled boot from Boot LU A<br>02h: Enabled boot from Boot LU B<br>All others: Reserved<br><br>When bBootLunEn = 00h the boot feature is disabled, the device behaves as if bBootEnable would be equal to 0                                                                                                                                                                                                                  |
| 01h | Reserved            |                     | 1           |     | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 02h | bCurrentPowerMode   | Read Only           | 1           | 11h | Current Power Mode<br>00h: Idle mode<br>10h: Pre-Active mode<br>11h: Active mode<br>20h: Pre-Sleep mode<br>22h: UFS-Sleep mode<br>30h: Pre-Power Down mode<br>33h: UFS-Power Down mode<br>Others: Reserved                                                                                                                                                                                                                                                                 |
| 03h | bActiveICCLLevel    | Read/<br>Volatile   | 1           | 00h | bActiveICCLLevel defines the maximum current consumption allowed during Active Mode.<br>00h: Lowest Active ICC level<br>0Fh: Highest Active ICC level<br>Others: Reserved<br>Valid range from 00h to 0Fh.                                                                                                                                                                                                                                                                  |
| 04h | bOutOfOrderDataEn   | Read/<br>Write Once | 1           | 00h | Out of Order Data transfer Enable<br>00h: Out-of-order data transfer is disabled.<br>01h: Out-of-order data transfer is enabled.<br>Others: Reserved<br>This bit shall have effect only when bDataOrdering = 01h.                                                                                                                                                                                                                                                          |
| 05h | bBackgroundOpStatus | Read Only           | 1           | 00h | Background Operations Status<br>Device health status for background operation<br><br>00h: Not required<br>01h: Required, not critical<br>02h: Required, performance impact<br>03h: Critical<br>Others: Reserved                                                                                                                                                                                                                                                            |
| 06h | bPurgeStatus        | Read Only           | 1           | 00h | Purge Operation Status<br>00h: Idle (purge operation disabled)<br>01h: Purge operation in progress<br>02h: Purge operation stopped prematurely<br>03h: Purge operation completed successfully<br>04h: Purge operation failed due to logical unit queue not empty<br>05h: Purge operation general failure<br><br>When the bPurgeStatus is equal to the values 02h, 03h, 04h or 05h, the bPurgeStatus is automatically cleared to 00h (Idle) the first time that it is read. |

| IDN | NAME                   | TYPE                | Size [Byte] | MDV | Description                                                                                                                                                                                                                                                                                                                                                       |
|-----|------------------------|---------------------|-------------|-----|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 07h | bMaxDataInSize         | Read/<br>Persistent | 1           | 40h | Maximum Data In Size (32KB)<br>Maximum data size in a DATA IN UPIU.<br>Value expressed in number of 512 Byte units.<br>bMaxDataInSize shall not exceed the bMaxInBufferSize parameter.<br>bMaxDataInSize = bMaxInBufferSize when the UFS device is shipped.                                                                                                       |
| 08h | bMaxDataOutSize        | Read/<br>Persistent | 1           | 40h | Maximum Data-Out Size (32KB)<br>Maximum data-size in a DATA-OUT UPIU.<br>Value expressed in number of 512 Byte units.<br>bMaxDataOutSize shall not exceed the bMaxOutBufferSize parameter.<br>bMaxDataOutSize= bMaxOutBufferSize when the UFS device is shipped.                                                                                                  |
| 09h | dDynCapNeeded          | Read Only           | 4           | 00h | Dynamic Capacity Needed<br>The amount of physical memory needed to be removed from the physical memory resource pool of the particular logical unit, in units of bOptimalWriteBlockSize.                                                                                                                                                                          |
| 0Ah | bRefClkFreq            | Read/<br>Persistent | 1           | 01h | Reference Clock Frequency Value<br>0h: 19.2MHz<br>1h: 26MHz<br>2h: 38.4MHz<br>3h: 52MHz<br>Others: Reserved                                                                                                                                                                                                                                                       |
| 0Bh | bConfigDescrLock       | Read/<br>Write Once | 1           | 00h | Configuration Descriptor Lock<br>0h: Configuration Descriptor not locked<br>1h: Configuration Descriptor locked<br>Others: Reserved                                                                                                                                                                                                                               |
| 0Ch | bMaxNumOfRTT           | Read/<br>Persistent | 1           | 02h | Maximum current number of outstanding RTTs in device that is allowed.<br>bMaxNumOfRTT shall not exceed the bDeviceRTTCap parameter.<br>This parameter can be written by the host only when all LU task queues are empty.                                                                                                                                          |
| 0Dh | wExceptionEventControl | Read/<br>Volatile   | 2           | 00h | Each bit, if set to '1' by the host, enables the assertion of the relevant exception event bit, allowing the device to raise the EVENT_ALERT bit in the Device Information field in the Response UPIU:<br>Bit 0: DYNCAP_EVENT_EN<br>Bit 1: SYSPPOOL_EVENT_EN<br>Bit 2: URGENT_BKOPS_EN<br>Bit 3-4: Reserved<br>Bit 5: WRITEBOOSTER_EVENT_EN<br>Bit 6-15: Reserved |

| IDN     | NAME                  | TYPE                    | Size [Byte] | MDV | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|---------|-----------------------|-------------------------|-------------|-----|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0Eh     | wExceptionEventStatus | Read Only               | 2           | 00h | Each bit represents an exception event.<br>A bit will be set only if the relevant event has occurred (regardless of the wExceptionEventControl status).<br>Bit 0: DYNCAP_NEEDED<br>Bit 1: SYSPPOOL_EXHAUSTED<br>Bit 2: URGENT_BKOPS<br>Bit 3-4: Reserved<br>Bit 5: WRITEBOOSTER_FLUSH_NEEDED<br>Bit 6-15: Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 0Fh     | dSecondsPassed        | Write Only/<br>Volatile | 4           | 00h | Bit [31:0]: Seconds passed from TIME BASELINE (see wPeriodicRTCUpdate in Device Descriptor)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 10h     | wContextConf          | Read/<br>Volatile       | 2           | 00h | INDEX specifies the LU number.<br>SELECTOR specifies the Context ID within the LU.<br>Valid range: 01h to 0Fh.<br>Bit [15:8]: RFU<br>Bit [7:6]: Reliability mode<br>00h: MODE0 (normal)<br>01h: MODE1 (non-Large Unit, reliable mode or Large Unit unit-by-unit mode)<br>02h: MODE2 (Large Unit, one-unit-tail mode)<br>03h: Reserved<br>Bit [5:3]: Large Unit multiplier.<br>If Large Unit context is set, this field defines the Large Unit size, else it is ignored<br>Bit [2]: Large Unit context<br>00b: Context is not following Large Unit rules<br>01b: Context follows Large Unit rules<br>Bit [1:0]: Activation and direction mode<br>00b: Context is closed and is no longer active.<br>01b: Context is configured and activated as a write-only context and according to the rest of the bits in this configuration register.<br>10b: Context is configured and activated as a read-only context and according to the rest of the bits in this configuration register.<br>11b: Context is configured and activated as a read/write context and according to the rest of the bits in this configuration register. |
| 11h     | Obsoleted             | Read Only               | -           | 00h | Obsoleted                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| 12h~13h | Reserved              |                         |             |     | Reserved for Unified Memory Extension standard                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |

| IDN | NAME             | TYPE                | Size [Byte] | MDV               | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-----|------------------|---------------------|-------------|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 14h | bDeviceFFUStatus | Read Only           | 1           | 00h               | Device FFU Status<br>00h: No information<br>01h: Successful microcode update<br>02h: Microcode corruption error<br>03h: Internal error<br>04h: Microcode version mismatch<br>05h~FEh: Reserved<br>0FFh: General Error                                                                                                                                                                                                                                        |
| 15h | bPSAState        | Read/<br>Persistent | 1           | 00h               | 00h: 'Off'. PSA feature is off.<br>01h: 'Pre-soldering'. PSA feature is on, device is in the pre-soldering state.<br>02h: 'Loading Complete' PSA feature is on.<br>The host will set to this value after the host finished writing data during pre-soldering state.<br>03h: 'Soldered'. PSA feature is no longer available.<br>Set by the Device to indicate it is in post soldering state.<br>This attributes unchangeable after it is in 'Soldered' state. |
| 16h | dPSADataSize     | Read/<br>Persistent | 8           | 00<br>...00<br>hh | The amount of data that the host plans to load to all logical units with bPSASensitive set to 1.                                                                                                                                                                                                                                                                                                                                                             |

| IDN | NAME                             | TYPE      | Size [Byte] | MDV | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|-----|----------------------------------|-----------|-------------|-----|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1Ch | bWriteBoosterBufferFlushStatus   | Read Only | 1           | 00h | Flush Operation status of writebooster Buffer<br>00h: IDLE. Device is not flushing the writebooster Buffer<br>01h: Flush Operation in progress<br>02h: Flush operation stopped prematurely by host's disabling flush enable flag or during hibernate flag<br>03h: Flush operation complete successfully<br>04h: Flush operation general failure<br>others: reserved                                                                                                                                                                                                                                                                                                                                                      |
| 1Dh | bAvailableWriteBoosterBufferSize | Read Only | 1           | 00h | Available writebooster Buffer size<br>this available buffer size is decreased by writebooster operation and increased by flush operation.<br>Value expressed in units of 10% granularity<br>00h: 0% buffer remains<br>01h~09h: 10%~90% buffer remains<br>0Ah: 100% buffer remains<br>Others: Reserved                                                                                                                                                                                                                                                                                                                                                                                                                    |
| 1Eh | bWriteBoosterBufferLifetimeEst   | Read Only | 1           | 00h | This field provides an indication of the writebooster Buffer lifetime based on the amount of performed program/erase cycle. In case of Preserve user space configuration for WriteBooster buffer, this lifetime will be reduced by writing on normal user level space, since Writebooster Buffer is shared with the user level space.<br>00h: Information not available (writebooster Buffer is disabled)<br>01h: 0%~10% writebooster Buffer life time used<br>02h~09h 10%~90% writebooster Buffer life time used<br>0Ah: 90%~1000% writebooster Buffer life time used<br>0Bh: Exceeded its maximum estimated WriteBooster Buffer life time<br>Others: Reserved                                                          |
| 1Fh | dCurrentWriteBoosterBufferSize   | Read Only | 4           | 00h | The current WriteBooster Buffer size. in the case of preserve user space mode, depending on available user space remained, the storage block for the writebooster Buffer may be used for the user space. Therefore, the Writebooster Buffer size can be less than initially configured WriteBooster Buffer size. Host can check the current WriteBooster Buffer size by checking this attribute. Value expressed in unit of Allocation Units. If this value is 0, then the current WriteBooster Buffer size is 0, in the case of user space reduction mode, this value shall be same to the value of dLUNumWriteBoosterBufferAllocUnits or dNumSharedWriteBoosterBufferAllocUnits depending on buffer configuration mode |

## 9. M-PHY & UniPro Attributes

### 9.1 M-TX Capability Attributes

MPHY capability attribute value in the table can be different from the value in the PACP\_CAP\_ind & PACP\_CAP\_EXT1\_ind frame which is transmitted to the host during LinkStartUp. Some fields of PACP frame can be overwritten by FW.

| 16 | 15                             | 14 | 13 | 12 | 11       | 10 | 9 | 8 | 7                        | 6 | 5     | 4 | 3      | 2 | 1 | 0 |
|----|--------------------------------|----|----|----|----------|----|---|---|--------------------------|---|-------|---|--------|---|---|---|
| 1  | ESC_PA                         |    |    |    |          |    |   |   | EscParam_PA = PACP_BEGIN |   |       |   |        |   |   |   |
| 0  | PACP_FunctionId = PACP_CAP_ind |    |    |    |          |    |   |   |                          |   |       |   |        |   |   |   |
| 0  | TSleepNoConfig                 |    |    |    | Reserved |    |   |   | Flags                    |   | MaxHS |   | MaxPWM |   |   |   |
| 0  | TStallNoConfig                 |    |    |    |          |    |   |   | TSaveConfig              |   |       |   |        |   |   |   |
| 0  | VersionInfo                    |    |    |    |          |    |   |   |                          |   |       |   |        |   |   |   |
| 0  | Reserved                       |    |    |    |          |    |   |   |                          |   |       |   |        |   |   |   |
| 0  | Reserved                       |    |    |    |          |    |   |   |                          |   |       |   |        |   |   |   |
| 0  | Reserved                       |    |    |    |          |    |   |   |                          |   |       |   |        |   |   |   |
| 0  | CCITT CRC-16                   |    |    |    |          |    |   |   |                          |   |       |   |        |   |   |   |

**[Figure 9-1] PACP\_CAP\_ind**

|    |                                     |    |    |    |    |    |   |   |                          |   |   |   |                  |   |   |   |
|----|-------------------------------------|----|----|----|----|----|---|---|--------------------------|---|---|---|------------------|---|---|---|
| 16 | 15                                  | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7                        | 6 | 5 | 4 | 3                | 2 | 1 | 0 |
| 1  | ESC_PA                              |    |    |    |    |    |   |   | EscParam_PA = PACP_BEGIN |   |   |   |                  |   |   |   |
| 0  | PACP_FunctionId = PACP_CAP_EXT1_ind |    |    |    |    |    |   |   |                          |   |   |   |                  |   |   |   |
| 0  | THibern8                            |    |    |    |    |    |   |   | TMinActivate             |   |   |   | Status           |   |   |   |
| 0  | TAdvHibern8                         |    |    |    |    |    |   |   | TAdvMinActivate          |   |   |   | RxAdvGranularity |   |   |   |
| 0  | MinRxTrailingClocks                 |    |    |    |    |    |   |   | RxPwmBurstClosureLength  |   |   |   |                  |   |   |   |
| 0  | RxLsPrepareLength                   |    |    |    |    |    |   |   | RxPwmG6G7SyncLength      |   |   |   |                  |   |   |   |
| 0  | RxHsG1PrepareLength                 |    |    |    |    |    |   |   | RxHsG1SyncLength         |   |   |   |                  |   |   |   |
| 0  | RxHsG2PrepareLength                 |    |    |    |    |    |   |   | RxHsG2SyncLength         |   |   |   |                  |   |   |   |
| 0  | RxHsG3PrepareLength                 |    |    |    |    |    |   |   | RxHsG3SyncLength         |   |   |   |                  |   |   |   |
| 0  | Reserved                            |    |    |    |    |    |   |   |                          |   |   |   |                  |   |   |   |
| 0  | Reserved                            |    |    |    |    |    |   |   |                          |   |   |   |                  |   |   |   |
| 0  | CCITT CRC-16                        |    |    |    |    |    |   |   |                          |   |   |   |                  |   |   |   |

**[Figure 9-2] PACP\_CAP\_EXT1\_ind**

| Attributes Name                          | Attribute ID | Default value | Description                                                                                                                                                                                                                                                                                    |
|------------------------------------------|--------------|---------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| TX_HSMODE_Capability                     | 0x01         | 01h           | [0]: Specifies Support for HS-MODE.<br>0: False<br>1: True                                                                                                                                                                                                                                     |
| TX_HSGEAR_Capability                     | 0x02         | 03h           | [2:0]: Specifies supported HS-GEARS<br>00 – Reserved<br>01 – HS-GEAR1 Only<br>10 – HS-GEAR1 and HS-GEAR2<br>11 – HS-GEAR1, HS-GEAR2, and HS-GEAR3                                                                                                                                              |
| TX_PWMG0_Capability                      | 0x03         | 00h           | PWM-G0 Capability<br>[0]: Specifies Support for PWM-G0<br>0 – NO<br>1 – YES                                                                                                                                                                                                                    |
| TX_PWMGEAR_Capability                    | 0x04         | 04h           | [2:0]: Specifies supported PWM-GEARS other than PWM<br>000 – Reserved<br>001 – PWM-GEAR1 Only<br>010 – PWM-GEAR1 and PWM-GEAR2<br>011 – PWM-GEAR1 to PWM-GEAR3<br>100 – PWM-GEAR1 to PWM-GEAR4<br>101 – PWM-GEAR1 to PWM-GEAR5<br>110 – PWM-GEAR1 to PWM-GEAR6<br>111 – PWM-GEAR1 to PWM-GEAR7 |
| TX_Amplitude_Capability                  | 0x05         | 03h           | [1:0]: Specifies supported signal amplitude levels<br>00 – Reserved<br>01 – SMALL AMPLITUDE Only<br>10 – LARGE AMPLITUDE Only<br>11 – LARGE and SMALL AMPLITUDE                                                                                                                                |
| TX_ExternalSYNC_Capability               | 0x06         | 00h           | [0]: Specifies support for external SYNC pattern.<br>0 – FALSE<br>1 – TRUE                                                                                                                                                                                                                     |
| TX_HS_Unterminated_LINE_Drive_Capability | 0x07         | 01h           | [0]: Specifies whether or not M-TX supports driving an unterminated LINE in HS-MODE.<br>0 – NO<br>1 – YES                                                                                                                                                                                      |
| TX_LS_Terminated_LINE_Drive_Capability   | 0x08         | 01h           | Specifies whether or not M-TX supports driving an Terminated LINE in LS-MODE.<br>0 – NO<br>1 – YES                                                                                                                                                                                             |

| Attributes Name                           | Attribute ID | Default value | Description                                                                                                                                                                                                                                                                                                                                        |
|-------------------------------------------|--------------|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| TX_Min_SLEEP_NoConfig_<br>Time_Capability | 0x09         | 0Fh           | [3:0]: Specifies minimum time (in SI) in SLEEP state needed when inline configuration was not performed.<br>Legal values are 0001 to 1111 (1 to 15)                                                                                                                                                                                                |
| TX_Min_STALL_NoConfig_Time<br>_Capability | 0x0A         | FFh           | [7:0]: Specifies minimum time (in SI) in STALL state needed when inline configuration was not performed.<br>Legal values are 8'h01 to 8'hFF (1 to 255)                                                                                                                                                                                             |
| TX_Min_SAVE_Config_<br>Time_Capability    | 0x0B         | FAh           | [7:0] Specifies minimum reconfiguration time (in 40ns steps). This applies to SLEEP and STALL states<br>Legal values are 01h to FAh (1 to 250) which gives a Maximum time of 10000ns.                                                                                                                                                              |
| TX_REF_CLOCK_<br>SHARED_Capability        | 0x0C         | 01h           | [0]: Specifies support for shared reference clock.<br>0 – NO<br>1 – YES                                                                                                                                                                                                                                                                            |
| TX_PHY_MajorMinor_<br>Release_Capability  | 0x0D         | 31h           | Specifies the major and minor numbers of the M-PHY Version supported by the TX portion of M-PHY Version<br>[3:0]: Minor Version number. Fixed to 0x1<br>[7:4]: Major Version Number. Fixed to 0x3<br>The above values indicate that the M-PHY Version of the M-PHY Specification.                                                                  |
| TX_PHY_Editorial_<br>Release_Capability   | 0x0E         | 01h           | Specifies the sequence number of the M-Phy version<br>[7:0]: This value is fixed to 0x01.                                                                                                                                                                                                                                                          |
| TX_Hibern8Time_<br>Capability             | 0x0F         | 01h           | [7:0]: Specifies the minimum time (in 100 us steps) in HIBERN8 State.<br>Legal values are 01h to 80h (1 to 128) which gives a range of 100us to 12.8ms.                                                                                                                                                                                            |
| TX_Advanced_<br>Granularity_Capability    | 0x10         | 00h           | Support and degree of fine granularity steps for a reduced time in HIBERN8 state. If a finer granularity is specified, all coarser granularities shall be supported.<br>[0]: supports fine granularity steps<br>0 – NO (100 $\mu$ s step)<br>1 – YES<br>[2:1]: step size<br>00 – 4 $\mu$ s<br>01 – 8 $\mu$ s<br>10 – 16 $\mu$ s<br>11 – 32 $\mu$ s |

| Attributes Name                        | Attribute ID | Default value | Description                                                                                                                                                                                                                                                        |
|----------------------------------------|--------------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| TX_Advanced_<br>Hibern8time_Capability | 0x11         | 01h           | Specifies minimum time in HIBERN8 state when advanced granularity is supported in steps defined by TX_Advanced_Granularity_Capability.<br>Existence depends on:<br>TX_Advanced_Granularity_Capability<br>[7:0] : 1 to 128                                          |
| TX_HS_Equalizer_<br>Setting_Capability | 0x12         | 03h           | Support for transmit path de-emphasis for HS-MODE<br>Existence depends on: TX_HSMODE_Capability<br>[0] 0: De-emphasis of 3.5dB not supported,<br>1: De-emphasis of 3.5dB supported,<br>[1] 0: De-emphasis of 6dB not supported,<br>1: De-emphasis of 6dB supported |

## 9.2 M-RX Capability Attributes

| Attributes Name                       | Attribute ID | Default value | PACP_CAP value | Description                                                                                                                                                                                                                                                                                      |
|---------------------------------------|--------------|---------------|----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| RX_HSMODE_Capability                  | 0x81         | 01h           | 01h            | [0]: Specifies Support for HS-MODE.<br>0: False<br>1: True                                                                                                                                                                                                                                       |
| RX_HSGEAR_Capability                  | 0x82         | 03h           | 03h            | [2:0]: Specifies supported HS-GEARS<br>00 – Reserved<br>01 – HS-GEAR1 Only<br>10 – HS-GEAR1 and HS-GEAR2<br>11 – HS-GEAR1, HS-GEAR2, and HS-GEAR3                                                                                                                                                |
| RX_PWMG0_Capability                   | 0x83         | 00h           | 00h            | [0]: Specifies Support for PWM-G0<br>0 – NO<br>1 – YES                                                                                                                                                                                                                                           |
| RX_PWMGEAR_Capability                 | 0x84         | 04h           | 04h            | [2:0]: Specifies supported PWM-GEARS other than PWM-G0<br>000 – Reserved<br>001 – PWM-GEAR1 Only<br>010 – PWM-GEAR1 to PWM-GEAR2<br>011 – PWM-GEAR1 to PWM-GEAR3<br>100 – PWM-GEAR1 to PWM-GEAR4<br>101 – PWM-GEAR1 to PWM-GEAR5<br>110 – PWM-GEAR1 to PWM-GEAR6<br>111 – PWM-GEAR1 to PWM-GEAR7 |
| RX_HS_Unterminated_Capability         | 0x85         | 01h           | 01h            | [0]: Specifies support for disconnection of resistive termination in HS-MODE.<br>0 – NO<br>1 – YES                                                                                                                                                                                               |
| RX_LS_Terminated_Capability           | 0x86         | 01h           | 01h            | [0]: Specifies support for enabling resistive termination in LSMode.<br>0 – NO<br>1 – YES                                                                                                                                                                                                        |
| RX_Min_SLEEP_NoConfig_Time_Capability | 0x87         | 0Fh           | 0Fh            | [3:0]: Specifies minimum time (in SI) in SLEEP state needed when inline configuration was not performed. Legal values are 0x01 to 0x0F (1 to 15)                                                                                                                                                 |

| Attributes Name                        | Attribute ID | Default value | PACP_CAP value | Description                                                                                                                                                                                                                                                                                  |
|----------------------------------------|--------------|---------------|----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| RX_Min_STALL_NoConfig_Time_Capability  | 0x88         | FFh           | FFh            | [7:0]: Specifies minimum time (in SI) in STALL state needed when inline configuration was not performed. Legal values are 0x01 to 0xFF (1 to 255)                                                                                                                                            |
| RX_Min_SAVE_Config_Time_Capability     | 0x89         | FAh           | FAh            | Specifies minimum reconfiguration time (in 40 ns steps). This applies only to SLEEP and STALL states.<br>[7:0]: Specifies minimum reconfiguration time (in 40ns steps). This applies to SLEEP and STALL states Legal values are 01h to FAh (1 to 250) which gives a maximum time of 10000ns. |
| RX_REF_CLOCK_SHARED_Capability         | 0x8A         | 01h           | 01h            | [0]: Specifies support for shared reference clock<br>0 – NO<br>1 – YES                                                                                                                                                                                                                       |
| RX_HS_G1_SYNC_LENGTH_Capability        | 0x8B         | 48h           | 48h            | HSG1 Synchronization pattern length in SI<br>[5:0]: Sync Length<br>1 to 15 for FINE<br>0 to 15 for COARSE<br>[7:6]: SYNC Range<br>00: FINE<br>01: COARSE                                                                                                                                     |
| RX_HS_G1_PREPARE_LENGTH_Capability     | 0x8C         | 0Fh           | 0Fh            | [3:0]: HS GEAR1 PREPARE Length Multiplier for M-RX (0 to 15)                                                                                                                                                                                                                                 |
| RX_LS_PREPARE_LENGTH_Capability        | 0x8D         | 0Ah           | 0Ah            | [3:0]: PWM-Burst or SYS-Burst PREPARE Length Multiplier for M-RX (0 to 15)                                                                                                                                                                                                                   |
| RX_PWM_Burst_Closure_Length_Capability | 0x8E         | 1Fh           | 1Fh            | Specifies minimum burst closure time (in SI) necessary to guarantee complete data processing inside M-RX                                                                                                                                                                                     |
| RX_Min_ActivateTime_Capability         | 0x8F         | 01h           | 03h            | [3:0]: Specifies minimum activate time needed in 100us steps (1 to 9)                                                                                                                                                                                                                        |

| Attributes Name                      | Attribute ID | Default value | PACP_CAP value | Description                                                                                                                                                                                                                                      |
|--------------------------------------|--------------|---------------|----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| RX_PHY_MajorMinor_Release_Capability | 0x90         | 31h           | 31h            | Specifies the major and minor numbers of the M-PHY<br>[3:0]: Minor Version Number. Fixed to 0x1<br>[7:4]: Major Version Number. Fixed to 0x3<br>Version of the M-PHY Specification.                                                              |
| RX_PHY_Editorial_Release_Capability  | 0x91         | 01h           | 01h            | Specifies the sequence number of the M-PHY version<br>[7:0]: This value is fixed to 0x01.                                                                                                                                                        |
| RX_Hibern8Time_Capability            | 0x92         | 01h           | 01h            | [7:0]: Specifies the minimum time (in 100us steps) in HIBERN8 State.<br>Legal values are 0x01 to 0x80 (1 to 128) which gives a range of 100us to 12.8ms.<br>Even though RX_Hibern8Time_Capability is 0x1, it sends THibern8 in PACP_CAP_EXT1_ind |
| RX_PWM_G6_G7_SYNC_LENGTH_Capability  | 0x93         | 00h           | 00h            | Synchronization pattern length, in SI, for PWM-G6 and PWM-G7 in LS-MODE .<br>Existence depends on: RX_PWMGEAR_Capability<br>[5:0]: Sync Length (0 to 15)<br>[7:6]: SYNC Range<br>00: FINE<br>01: COARSE<br>Does not support PWMG6/G7             |
| RX_HS_G2_SYNC_LENGTH_Capability      | 0x94         | 48h           | 48h            | High Speed GEAR 2 Synchronization pattern length in SI.<br>Existence depends on: RX_HSGEAR_Capability<br>[5:0]: Sync Length (0 to 15)<br>[7:6]: SYNC Range<br>00: FINE<br>01: COARSE                                                             |
| RX_HS_G3_SYNC_LENGTH_Capability      | 0x95         | 48h           | 48h            | High Speed GEAR 3 Synchronization pattern length in SI.<br>Existence depends on: RX_HSGEAR_Capability<br>[5:0]: Sync Length<br>1 to 15 for FINE<br>0 to 15 for COARSE<br>[7:6]: SYNC Range<br>00: FINE<br>01: COARSE                             |
| RX_HS_G2_PREPARE_LENGTH_Capability   | 0x96         | 0Fh           | 0Fh            | HS-G2 PREPARE length multiplier for M-RX.<br>Existence depends on: RX_HSGEAR_Capability<br>[3:0]: 0 to 15<br>[7:4]: Reserved                                                                                                                     |

| Attributes Name                         | Attribute ID | Default value | PACP_CAP value | Description                                                                                                                                                                                                                                                                                                                                                   |
|-----------------------------------------|--------------|---------------|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| RX_HS_G3_PREPARE_LENGTH_Capability      | 0x97         | 0Fh           | 0Fh            | HS-G3 PREPARE length multiplier for M-RX.<br>Existence depends on: RX_HSGEAR_Capability<br>[3:0]: 0 to 15<br>[7:4]: Reserved                                                                                                                                                                                                                                  |
| RX_advanced_granularity_capability      | 0x98         | 00h           | 00h            | Support and degree of fine granularity steps for THIBERN8 and TACTIVATE.<br>[0] Supports fine granularity steps<br>0 : No (100 $\mu$ s step)<br>1 : Yes<br>[2:1] Step size<br>00 : 4 $\mu$ s<br>01 : 8 $\mu$ s<br>10 : 16 $\mu$ s<br>11 : 32 $\mu$ s<br>Even though RX_Advanced_Granularity_Capability is 0x1, it sends RxAdvGranularity in PACP_CAP_EXT1_ind |
| RX_advanced_hibern8time_capability      | 0x99         | 01h           | 01h            | Specifies minimum time in HIBERN8 state when advanced granularity is supported in steps defined by RX_advanced_Granularity_Capability.<br>Existence depends on:<br>RX_Advanced_Granularity_Capability<br>Range : 1 to 128<br>Even though RX_Advanced_Hibern8Time_Capability is 0x4, it sends TAdvHibern8 in PACP_CAP_EXT1_ind with 0x7                        |
| RX_advanced_min_activatetime_capability | 0x9A         | 01h           | 01h            | Specifies minimum activate time when advanced granularity is supported in steps defined by RX_Advanced_Granularity_Capability.<br>Existence depends on:<br>RX_Advanced_Granularity_Capability<br>Range : 1 to 14<br>Even though RX_Advanced_Min_ActivateTime_Capability is 0x7, it sends TAdvMinActivate in PACP_CAP_EXT1_ind with 0x7                        |

### 9.3 M-TX Configuration Attributes

| Attributes Name  | Attribute ID | Default value | Description                                                                                                                                                                                                                                                                    |
|------------------|--------------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| TX_MODE          | 0x21         | 01h           | [1:0]: M-TX operating mode.<br>01: LS_MODE<br>10: HS_MODE<br>(default: LS_MODE)                                                                                                                                                                                                |
| TX_HSRATE_Series | 0x22         | 01h           | [1:0]: HS mode RATE series value of M-TX.<br>01: RATE-A<br>10: RATE-B<br>(default: RATE-A)                                                                                                                                                                                     |
| TX_HSGEAR        | 0x23         | 01h           | [1:0]: HS-GEAR value of M-TX.<br>01: HS-GEAR1<br>10: HS-GEAR2<br>11: HS-GEAR3<br>(default: HS-GEAR1)                                                                                                                                                                           |
| TX_PWMGEAR       | 0x24         | 01h           | [2:0]: PWM-GEAR value of M-TX.<br>000: PWM-GEAR0<br>001: PWM-GEAR1<br>010: PWM-GEAR2<br>011: PWM-GEAR3<br>100: PWM-GEAR4<br>101: PWM-GEAR5<br>110: PWM-GEAR6<br>111: PWM-GEAR7<br>(default: PWM-GEAR1)                                                                         |
| TX_Amplitude     | 0x25         | 02h           | [0]: Controls the Drive Strength of the AFE Outputs on Transmit.<br>01: SMALL_AMPLITUDE<br>10: LARGE_AMPLITUDE<br>(default: LARGE_AMPLITUDE)<br>Other vendor specific MPHY attributes should be programmed to changed TX amplitude, Please contact SKH to change TX Amplitude. |
| TX_HS_SlewRate   | 0x26         | 00h           | HS Slew Rate [7:0]: Controls the Slew Rate of M-TX.<br>Does not support for this version.<br>Instead of Slew Rate control, limited slew rate adopted for EMI reduction.                                                                                                        |
| TX_SYNC_Source   | 0x27         | 00h           | [0]: Source of Synchronization Pattern at M-TX.<br>0: INTERNAL_SYNC<br>1: EXTERNAL_SYNC                                                                                                                                                                                        |

| Attributes Name                      | Attribute ID | Default value | Description                                                                                                                                        |
|--------------------------------------|--------------|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------|
| TX_HS_SYNC_LENGTH                    | 0x28         | 4Fh           | HS mode Synchronization Pattern Length.<br>[5:0]: Sync Length (0 to 15)<br>[7:6]: SYNC Range<br>00: FINE<br>01: COARSE<br>(default: COARSE, 15)    |
| TX_HS_PREPARE_LENGTH                 | 0x29         | 0Fh           | [3:0]: HS PREPARE Length Multiplier for M-TX. (0 to 15)<br>(default: 15)                                                                           |
| TX_LS_PREPARE_LENGTH                 | 0x2A         | 0Ah           | [3:0]: PWM-Burst or SYS-Burst PREPARE Length Multiplier for M-TX. (0 to 15)<br>(default: 10)                                                       |
| TX_HIBERN8_Control                   | 0x2B         | 01h           | [0]: M-TX HIBERN8 state control.<br>0: EXIT<br>1: ENTER<br>Note: After LINE-RESET condition, the value is reset to EXIT state.<br>(default: ENTER) |
| TX_LCC_Enable                        | 0x2C         | 00h           | [0]: Enables the Transmission of LCC at the end of Burst.<br>0: NO<br>1: YES<br>[7:1]: Reserved<br>(default: YES)                                  |
| TX_PWM_BURST_Closure_Extension       | 0x2D         | 20h           | [7:0]: BURST CLOSURE sequence duration in SI. (0 to 255)<br>(default: 32)                                                                          |
| TX_BYPASS_8B10B_Enable               | 0x2E         | 00h           | [0]: Bypass 8b10b Encoding operation at M-TX.<br>0: FALSE<br>1: TRUE<br>[7:1]: Reserved<br>(default: FALSE)                                        |
| TX_DRIVER_POLARITY                   | 0x2F         | 00h           | Output Driver Polarity<br>[0]: Output Driver Polarity<br>0: NORMAL<br>1: INVERTED<br>[7:1]: Reserved<br>(default: NORMAL)                          |
| TX_HS_Unterminated_LINE_Drive_Enable | 0x30         | 00h           | [0]: Enables/Disables the unterminated LINE in HS-MODE.<br>0: NO<br>1: YES<br>[7:1]: Reserved<br>(default: NO)                                     |

| Attributes Name                        | Attribute ID | Default value | Description                                                                                                                                                                                                                                                                                                                                           |
|----------------------------------------|--------------|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| TX_LS_Terminated_<br>LINE_Drive_Enable | 0x31         | 00h           | [0]: Enables/Disables the terminated LINE in LS-MODE.<br>0: NO<br>1: YES<br>[7:1]: Reserved<br>(default: NO)                                                                                                                                                                                                                                          |
| TX_LCC_Sequencer                       | 0x32         | 00h           | LCC Sequencer bits<br>[0]: LCC READ-CAPABILITY<br>0: Not Requested<br>1: Requested<br>[1]: LCC READ-MFG-INFO<br>0: Not Requested<br>1: Requested<br>[2]: LCC READ-VEND-INFO<br>0: Not Requested<br>1: Requested<br>[6:3]: Reserved<br>[7]: LCC WRITE-ATTRIBUTE<br>0: Not Requested<br>1: Requested<br>(default: No READ or WRITE operation Requested) |
| TX_Min_ActivateTime                    | 0x33         | 0Fh           | [3:0]: Specifies minimum activate time needed in 100us steps<br>(1 to 15)<br>[7:4]: Reserved<br>(default: 15)                                                                                                                                                                                                                                         |
| TX_PWM_G6_G7_SYNC_<br>LENGTH           | 0x34         | 4Fh           | PWM G6/G7 mode Synchronization Pattern Length.<br>[5:0]: Sync Length (0 to 15)<br>[7:6]: SYNC Range<br>00: FINE<br>01: COARSE<br>(default: COARSE, 15)<br>Does not support PWMG6/G7.                                                                                                                                                                  |
| TX_Advanced_<br>Granularity_Step       | 0x35         | 00h           | Support and degree of fine granularity steps for TACTIVATE<br>Reset Value: 0<br>[0]: Supports advanced granularity<br>0: NO<br>1: YES<br>[2:1] step size<br>00 = 4 $\mu$ s<br>01 = 8 $\mu$ s<br>10 = 16 $\mu$ s<br>11 = 32 $\mu$ s<br>Others : Reserved                                                                                               |

| Attributes Name            | Attribute ID | Default value | Description                                                                                                                                                                                                                                                                                                                                            |
|----------------------------|--------------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| TX_Advanced_Granularity    | 0x36         | 01h           | Specifies minimum activate time when advanced granularity is supported in steps defined by TX_Advanced_Granularity_Step.<br>[3:0]: 1 to 15<br>Others: Reserved<br>Advanced granularity is not supported                                                                                                                                                |
| TX_HS_Equalizer_Setting    | 0x37         | 00h           | HS Transmit path de-emphasis value selection.<br>Existence depends on: TX_HSMODE_Capability AND TX_HS_Equalizer_Setting_Capability<br>Value depends on: TX_HS_Equalizer_Setting_Capability<br>Required Values: Support for de-emphasis of 3.5 dB or 6 dB<br>Reset Value: 0 for local RESET.<br>LINE-RESET shall not reset the value of this attribute. |
| TX_MIN_SLEEP_NOCONFIG_TIME | 0x38         | 0Fh           | This amount of time(in SI) ensures remote MRX has transitioned to termination disable entering SLEEP.<br>Set greater than or equal to remote RX_MIN_SLEEP_NOCONFIG_TIME_CAPABILITY.<br>This attribute newly added at v3.1<br>Default value is 0Fh, but this value is overwritten '00h' by FW.                                                          |
| TX_MIN_STALL_NOCONFIG_TIME | 0x39         | FFh           | This amount of time(in SI) ensures remote MRX has transitioned to termination disable entering STALL.<br>Set greater than or equal to remote RX_MIN_STALL_NOCONFIG_TIME_CAPABILITY.<br>This attribute newly added at v3.1                                                                                                                              |

## 9.4 M-RX Configuration Attributes

| Attributes Name             | Attribute ID | Default value | Description                                                                                                                                                                                      |
|-----------------------------|--------------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| RX_MODE                     | 0xA1         | 01h           | [1:0]: Operating mode.<br>01: LS_MODE<br>10: HS_MODE<br>(default: LS_MODE)                                                                                                                       |
| RX_HSRATE_Series            | 0xA2         | 01h           | [1:0]: HS mode rate series value.<br>01: RATE-A<br>10: RATE-B<br>(default: RATE-A)                                                                                                               |
| RX_HSGEAR                   | 0xA3         | 01h           | [1:0]: Current HS-Gear.<br>01: HS-GEAR1<br>10: HS-GEAR2<br>11: HS-GEAR3<br>(default: HS-GEAR1)                                                                                                   |
| RX_PWMGEAR                  | 0xA4         | 01h           | [2:0]: Current PWM-GEAR.<br>000: PWM-GEAR0<br>001: PWM-GEAR1<br>010: PWM-GEAR2<br>011: PWM-GEAR3<br>100: PWM-GEAR4<br>101: PWM-GEAR5<br>110: PWM-GEAR6<br>111: PWM-GEAR7<br>(default: PWM-GEAR1) |
| RX_LS_Terminated_Enable     | 0xA5         | 00h           | [0]: Enables/Disables the resistive termination of Receive in LS-MODE.<br>0: OFF<br>1: ON<br>(default: OFF)                                                                                      |
| RX_HS_Unterminated_Enable   | 0xA6         | 00h           | [0]: Enables/Disables the resistive termination of Receive in HS-MODE.<br>0: OFF<br>1: ON<br>(default: OFF)                                                                                      |
| RX_Enter_HIBERN8            | 0xA7         | 01h           | [0]: M-RX Entry to HIBERN8 State control.<br>0: NO<br>1: YES<br>Note: After LINE-RESET condition, the value is reset to NO state.<br>(default: YES)                                              |
| RX_BYPASS_8B10B_Enable      | 0xA8         | 00h           | [0]: Bypass 8b10b decoding at the M-RX.<br>0: FALSE<br>1: TRUE<br>(default: FALSE)                                                                                                               |
| RX_Termination_Force_Enable | 0xA9         | 00h           | Force connection of differential termination resistance, RDIF_RX, to enabled state, for RX S-Parameter test purposes.<br>0: NO<br>1: YES                                                         |

## 9.5 M-TX & M-RX Status Attributes

| Attributes Name | Attribute ID | Default value | Description                                                                                                                                                      |
|-----------------|--------------|---------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| TX_FSM_State    | 0x41         | 01h           | [3:0]: Current State of M-TX<br>000: DISABLED<br>001: HIBERN8<br>010: SLEEP<br>011: STALL<br>100: LS-BUSRT<br>101: HS-BURST<br>110: LINE-CFG<br>111: LINE-RESET  |
| RX_FSM_State    | 0xC1         | 01h           | [3:0]: Current State of M-RX.<br>000: DISABLED<br>001: HIBERN8<br>010: SLEEP<br>011: STALL<br>100: LS-BUSRT<br>101: HS-BURST<br>110: LINE-CFG<br>111: LINE-RESET |

## 9.6 UniPro L1.5 Attributes

| Attributes Name        | Attribute ID | Default value | Description                                                                                                                                                                                                  |
|------------------------|--------------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PA_PHY_Type            | 0x1500       | 01h           | PHY Type                                                                                                                                                                                                     |
| PA_AvailTxDataLanes    | 0x1520       | 02h           | Available TX Data Lanes                                                                                                                                                                                      |
| PA_AvailRxDataLanes    | 0x1540       | 02h           | Available RX Data Lanes                                                                                                                                                                                      |
| PA_MinRxTrailingClocks | 0x1543       | 84h           | Minimum number of PHY byte clock cycles without data to receive before a mode change from FAST_STATE or SLOW_STATE to SLEEP_STATE, or before a pause in data transmission while in FAST_STATE or SLOW_STATE. |
| PA_TxHsG1SyncLength    | 0x1552       | 4Fh           | Start of Burst: High Speed Synchronization pattern Length in HS-G1, follows MPHY 3.1 Spec definition for TX_HS_SYNC_LENGTH                                                                                   |
| PA_TxHsG1PrepareLength | 0x1553       | 0Fh           | Start of Burst: Minimum Prepare time in HS-G1, follows MPHY 3.1 Spec definition for TX_HS_PREPARE_LENGTH                                                                                                     |
| PA_TxHsG2SyncLength    | 0x1554       | 4Fh           | Start of Burst: High Speed Synchronization pattern Length in HS-G2, follows MPHY 3.1 Spec definition for TX_HS_SYNC_LENGTH                                                                                   |
| PA_TxHsG2PrepareLength | 0x1555       | 0Fh           | Start of Burst: Minimum Prepare time in HS-G2, follows MPHY 3.1 Spec definition for TX_HS_PREPARE_LENGTH                                                                                                     |
| PA_TxHsG3SyncLength    | 0x1556       | 4Fh           | Start of Burst: High Speed Synchronization pattern Length in HS-G3, follows MPHY 3.1 Spec definition for TX_HS_SYNC_LENGTH                                                                                   |
| PA_TxHsG3PrepareLength | 0x1557       | 0Fh           | Start of Burst: Minimum Prepare time in HS-G3, follows MPHY 3.1 Spec definition for TX_HS_PREPARE_LENGTH                                                                                                     |
| PA_TxMk2Extension      | 0x155A       | 0h            | Peer supports MK2 signaling (inbound direction)                                                                                                                                                              |
| PA_PeerScrambling      | 0x155B       | 0h            | Peer supports scrambling                                                                                                                                                                                     |
| PA_TxSkip              | 0x155C       | 0h            | Peer indicates requirement for skip symbol insertion (Set during link startup)                                                                                                                               |
| PA_TxSkipPeriod        | 0x155D       | FAh           | A skip symbol <MK4,MK4> shall be inserted at least every interval with a number of PA_PDUs equal to PA_TxSkipPeriod. The value 250 should correspond to +/-2000ppm difference between local and remote.      |
| PA_LocalTxLccEnable    | 0x155E       | 00h           | Local MPHY Line Configuration Enable.                                                                                                                                                                        |
| PA_PeerTxLccEnable     | 0x155F       | 00h           | Peer M-PHY Line Configuration Enable, updated on reception of PACP_CAP_EXT1_ind frame.                                                                                                                       |

| Attributes Name         | Attribute ID | Default value | Description                                                                                                                                                                  |
|-------------------------|--------------|---------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PA_ActiveTxDataLanes    | 0x1560       | 01h           | Active TX Data Lanes                                                                                                                                                         |
| PA_ConnectedTxDataLanes | 0x1561       | 00h           | Number of TX Data Lanes connected<br>Shall be updated after LinkStartUp                                                                                                      |
| PA_TxTrailingClocks     | 0x1564       | FFh           | Number of PHY byte clock cycles forced without data before a mode change from FAST_STATE or SLOW_STATE to SLEEP_STATE.                                                       |
| PA_TxPWRStatus          | 0x1567       | 3h            | TX power state status<br>000 : Off state<br>001 : Fast state<br>010 : Slow state<br>011 : Hibernate state<br>100 : Sleep state                                               |
| PA_TxGear               | 0x1568       | 1h            | TX Gear in PWM or HS Mode<br>001 : PWM_G1 or HS_G1<br>010 : PWM_G2 or HS_G2<br>011 : PWM_G3 or HS_G3<br>100 : PWM_G4<br>101 : PWM_G5<br>110 : PWM_G6<br>111 : PWM_G7         |
| PA_TxTermination        | 0x1569       | 0h            | FALSE - 0<br>TRUE - 1                                                                                                                                                        |
| PA_HSSeries             | 0x156A       | 1h            | TX and RX Frequency Series in High Speed Mode<br>A-1<br>B-2                                                                                                                  |
| PA_PWRMode              | 0x1571       | 55h           | TX/RX power mode<br>TX[b3:b0]<br>RX[b7:b4]<br>0000 : Off mode<br>0001 : Fast mode<br>0010 : Slow mode<br>0100 : Fast auto mode<br>0101 : Slow auto mode<br>1111 : UNCHANGED. |

| Attributes Name         | Attribute ID | Default value | Description                                                                                                                                                                                                 |
|-------------------------|--------------|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PA_ActiveRxDataLanes    | 0x1580       | 01h           | Active RX Data Lanes<br>1 - one lane active<br>2 - two lanes active<br>3 - three lanes active<br>4 - four lanes active                                                                                      |
| PA_ConnectedRxDataLanes | 0x1581       | 00h           | Number of RX Data Lanes connected<br>0 - not connected<br>1 - 1 lane<br>2 - 2 lanes<br>3 - 3 lanes<br>4 - 4 lanes<br>Shall be updated after LinkStartUp                                                     |
| PA_RxPWRStatus          | 0x1582       | 3h            | RX power state status<br>000 : Off state<br>001 : Fast state<br>010 : Slow state<br>011 : Hibernate state<br>100 : Sleep state                                                                              |
| PA_RxGear               | 0x1583       | 1h            | RX Gear in PWM or HS Mode<br>001 : PWM_G1 or HS_G1<br>010 : PWM_G2 or HS_G2<br>011 : PWM_G3 or HS_G3<br>100 : PWM_G4<br>101 : PWM_G5<br>110 : PWM_G6<br>111 : PWM_G7                                        |
| PA_RxTermination        | 0x1584       | 0h            | RX Termination                                                                                                                                                                                              |
| PA_Scrambling           | 0x1585       | 0h            | Scrambling Request.                                                                                                                                                                                         |
| PA_MaxRxPWMGear         | 0x1586       | 01h           | Maximum RX Low Speed Gears (PWM)<br>001 : PWM_G1<br>010 : PWM_G2<br>011 : PWM_G3<br>100 : PWM_G4<br>101 : PWM_G5<br>110 : PWM_G6<br>111 : PWM_G7<br>Shall be updated to 04h after Controller Initialization |
| PA_MaxRxHSGear          | 0x1587       | 00h           | Maximum RX High Speed Gears (HS), 0 means no HS available<br>00 : NO_HS<br>01 : HS_G1<br>10 : HS_G2<br>11 : HS_G3<br>Shall be updated to 03h after Controller Initialization                                |

| Attributes Name                | Attribute ID | Default value | Description                                                                                                                                                                                |
|--------------------------------|--------------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PA_PACPReqTimeout              | 0x1590       | 3Fh           | Expiration value of the PACP_REQUEST_TIMER when the PA Layer is waiting for a cnf Message The actual duration of the timeout period shall be the value set in the Attribute $\pm 10\%$     |
| PA_PACPReqEoBTimeout           | 0x1591       | 0Fh           | Expiration value of the PACP_REQUEST_TIMER when the PA Layer is waiting for the end of burst. The actual duration of the timeout period shall be the value set in the Attribute $\pm 10\%$ |
| PA_RemoteVerInfo               | 0x15A0       | 00h           | Peer Device version information. Available after a successful Link StartUp Sequence.                                                                                                       |
| PA_LogicalLaneMap              | 0x15A1       | 00h           | Logical to Physical Lane mapping. Shall be updated after LinkStartUp                                                                                                                       |
| PA_SleepNoConfigTime           | 0x15A2       | 0Fh           | Minimum time to wait between bursts in PWM mode when no new configuration was performed.                                                                                                   |
| PA_StallNoConfigTime           | 0x15A3       | FFh           | Minimum time to wait between bursts in HS mode when no new configuration was performed.                                                                                                    |
| PA_SaveConfigTime              | 0x15A4       | FAh           | Minimum time to wait between bursts when a new Configuration was performed.                                                                                                                |
| PA_RxHSUnterminationCapability | 0x15A5       | 00h           | Specifies whether or not the inbound Link supports unterminated line in HS mode<br>0 - FALSE<br>1 - TRUE                                                                                   |

| Attributes Name                 | Attribute ID        | Default value | Description                                                                                                                                |
|---------------------------------|---------------------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------|
| PA_RxLSTerminationCapability    | 0x15A6              | 0h            | Specifies whether or not the inbound Link supports terminated line in PWM mode.                                                            |
| PA_Hibern8Time                  | 0x15A7              | 80h           | Minimum time to wait in HIBERN8 before allowing a M-TX to exit HIBERN8.                                                                    |
| PA_TActivate                    | 0x15A8              | 10h           | Time to wait in SAVE before activating a burst in order to wake up OMC and remote M-RX.                                                    |
| PA_LocalVerInfo                 | 0x15A9              | 05h           | Local version info. Delivered during Link Startup Sequence to the peer Device and stored in PA_RemoteVerInfo in the peer Device.           |
| PA_Granularity                  | 0x15AA              | 06h           | Granularity for PA_TActivate and PA_Hibern8Time                                                                                            |
| PA_MK2ExtensionGuardBand        | 0x15AB              | 00h           | MK2 extension time. The unit is PA_Granularity.                                                                                            |
| PA_PWRModeUserData<br>[0 to 11] | 0x15B0 to<br>0x15BB | 00h           | Data to be sent within PACP_PWR_req and delivered to the remote DME.                                                                       |
| PA_PACPFrameCount               | 0x15C0              | 00h           | Number of valid PACP frames received.                                                                                                      |
| PA_PACPErrorCount               | 0x15C1              | 00h           | Number of erroneous PACP frames received.                                                                                                  |
| PA_PHYTestControl               | 0x15C2              | 00h           | PHY Test Feature control register.<br>b0: ContBurst<br>b1: CfgReady<br>b2: LineReset<br>b3: TestPattern Transmit<br>b4: TestPattern Select |

## 9.7 UniPro L2 Attributes

| Attributes Name            | Attribute ID | Default value | Description                                                                                                                                                                                                                   |
|----------------------------|--------------|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DL_TxPreemptionCap         | 0x2000       | 1b            | Preemption capability on transmit side for both Traffic Classes.                                                                                                                                                              |
| DL_TC0TxMaxSDUSize         | 0x2001       | 90h           | TC0 Transmitter Maximum SDU Size                                                                                                                                                                                              |
| DL_TC0RxInitCreditVal      | 0x2002       | 7Ch           | TC0 Receiver Initial Credit Value (initial register A value)                                                                                                                                                                  |
| DL_TC1TxMaxSDUSize         | 0x2003       | 90h           | TC1 Transmitter Maximum SDU Size                                                                                                                                                                                              |
| DL_TC1RxInitCreditVal      | 0x2004       | 0h            | TC1 Receiver Initial Credit Value (initial register A value)                                                                                                                                                                  |
| DL_TC0TxBufferSize         | 0x2005       | 76h           | TC0 Transmitter Buffer Size                                                                                                                                                                                                   |
| DL_TC1TxBufferSize         | 0x2006       | 0h            | TC1 Transmitter Buffer Size                                                                                                                                                                                                   |
| DL_TC0TXFCThreshold        | 0x2040       | 09h           | Threshold for triggering an AFC0 Frame with CReq bit set to '1' to request flow control update from remote end. This Attribute is retained during hibernate.                                                                  |
| DL_FC0ProtectionTimeOutVal | 0x2041       | 1FFFh         | Expiration value of the FC0_PROTECTION_TIMER<br>The actual duration of the timeout period shall be the value set in the Attribute $\pm 10\%$ .<br>A value of zero means "OFF"<br>This Attribute is retained during hibernate. |
| DL_TC0ReplayTimeOutVal     | 0x2042       | FFFFh         | Expiration value of the TC0_REPLAY_TIMER<br>The actual duration of the timeout period shall be the value set in the Attribute $\pm 10\%$ . A value of zero means "OFF" This Attribute is retained during hibernate.           |
| DL_AFC0ReqTimeOutVal       | 0x2043       | 7FFFh         | Expiration value of the AFC0_REQUEST_TIMER<br>The actual duration of the timeout period shall be the value set in the Attribute $\pm 10\%$ . A value of zero means "OFF" This Attribute is retained during hibernate.         |
| DL_AFC0CreditThreshold     | 0x2044       | 00h           | Threshold for AFC0 triggering based on available TC0 credits at receiver. This Attribute is retained during hibernate.                                                                                                        |
| DL_TC0OutAckThreshold      | 0x2045       | 00h           | Number of outstanding acknowledgments for TC0                                                                                                                                                                                 |
| DL_PeerTC0Present          | 0x2046       | 00h           | Peer Device supports TC0                                                                                                                                                                                                      |
| DL_PeerTC0RxInitCreditVal  | 0x2047       | 00h           | Peer TC0 Receiver Initial Credit Value (initial register A value)                                                                                                                                                             |
| DL_PeerTC1Present          | 0x2066       | 00h           | Peer Device supports TC1                                                                                                                                                                                                      |
| DL_PeerTC1RxInitCreditVal  | 0x2067       | 00h           | Peer TC1 Receiver Initial Credit Value (initial register A value)                                                                                                                                                             |

## 9.8 UniPro L3 Attributes

| Attributes Name   | Attribute ID | Default value | Description                                              |
|-------------------|--------------|---------------|----------------------------------------------------------|
| N_DeviceID        | 0x3000       | 01h           | Local Device ID. UFS Device is 01h                       |
| N_DeveID_valid    | 0x3001       | 1b            | N_Device ID attribute is valid.<br>1 - True<br>0 - False |
| N_TC0TxMaxSDUSize | 0x3020       | 111h          | Maximum Transmit payload size per packet for TC0         |
| N_TC1TxMaxSDUSize | 0x3021       | 111h          | Maximum Transmit payload size per packet for TC1         |

## 9.9 UniPro L4 Attributes

| Attributes Name    | Attribute ID | Default value | Description                                                                                       |
|--------------------|--------------|---------------|---------------------------------------------------------------------------------------------------|
| T_NumCports        | 0x4000       | 01h           | No. of available cports                                                                           |
| T_NumTestFeatures  | 0x4001       | 01h           | No. of available Test Feature instances                                                           |
| T_ConnectionState  | 0x4020       | 01h           | State of the connection                                                                           |
| T_PeerDeviceID     | 0x4021       | 00h           | Device id of the peer cport                                                                       |
| T_PeerCportID      | 0x4022       | 00h           | CPortID of the peer cport                                                                         |
| T_TrafficClass     | 0x4023       | 00h           | Traffic Class of current connection                                                               |
| T_CPortFlags       | 0x4025       | 6h            | E2E_FC off, CSD off, CSV off                                                                      |
| T_TxTokenValue     | 0x4026       | 20h           | Value of E2E FC Token transmitted                                                                 |
| T_RxTokenValue     | 0x4027       | 20h           | Value of E2E FC Token received                                                                    |
| T_LocalBufferSpace | 0x4028       | 00h           | Amount of local buffer space                                                                      |
| T_PeerBufferSpace  | 0x4029       | 00h           | Conservative value of amount of buffer space at the peer cport                                    |
| T_CreditsToSend    | 0x402A       | 00h           | Amount of space in the local buffer that has not been communicated to remote destination port yet |
| T_CportMode        | 0x402B       | 01h           | Cport mode ..<br>1 - Application<br>2 - Test mode                                                 |
| T_TC0TxMaxSDUSize  | 0x4060       | 110h          | Maximum Transmit payload size per segment for TC0                                                 |

## 9.10 UniPro DME DDB L1 Attributes

| Attributes Name          | Attribute ID | Default value | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|--------------------------|--------------|---------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DME_DDBL1_Revision       | 0x5000       | 10h           | The revision of the DDB Specification supported by this Device encoded as major-version * 0x10 + minor-version.<br>The value shall be 0x10. (DDB v1.0).                                                                                                                                                                                                                                                                                                         |
| DME_DDBL1_Level          | 0x5001       | 01h           | Eight bit field indicating the DDB support:<br>b0: DDB Level 1 support. Shall be 0b1.<br>b1: DDB Level 2 get support. Shall be 0b1 if, and only if, the GET-DDB-LEVEL2 Service is supported. If b1 is set to '1', then b0 shall also be set to '1'.<br>b2: DDB Level 2 set support. Shall be 0b1 if, and only if, the SET-DDB-LEVEL2 Service is supported. If b2 is set to '1', both b0 and b1 shall also be set to '1'.<br>b[7:3]: Reserved. Shall be 0b00000. |
| DME_DDBL1_DeviceClass    | 0x5002       | 02h           | The Device Class ID of the DME User as specified by the MIPI Alliance. If the Device does not conform to a specified device class, the value shall be zero                                                                                                                                                                                                                                                                                                      |
| DME_DDBL1_ManufacturerID | 0x5003       | 24Ah          | Manufacturer ID of the DME User as specified by the MIPI Alliance.                                                                                                                                                                                                                                                                                                                                                                                              |
| DME_DDBL1_ProductID      | 0x5004       | A00h          | The Manufacturer's internal product ID of the DME User.                                                                                                                                                                                                                                                                                                                                                                                                         |
| DME_DDBL1_Length         | 0x5005       | 00h           | The length of any DDB Level 2 data.<br>For Devices supporting only DDB Level 1, the value shall be zero.                                                                                                                                                                                                                                                                                                                                                        |

## 9.11 UniPro TstSrc/TstDst Attributes

| Attributes Name              | Attribute ID | Default value | Description                                                                                                                                                                                                                                                                             |
|------------------------------|--------------|---------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| T_TstCPortID                 | 0x4080       | 00h           | The ID of the CPort-under-test                                                                                                                                                                                                                                                          |
| T_TstSrcOn                   | 0x4081       | 00h           | Message generation state                                                                                                                                                                                                                                                                |
| T_TstSrcPattern              | 0x4082       | 00h           | Pattern used for Message generation                                                                                                                                                                                                                                                     |
| T_TstSrcIncrement            | 0x4083       | 01h           | The increment value between two consecutive bytes                                                                                                                                                                                                                                       |
| T_TstSrcMessageSize          | 0x4084       | 100h          | The size of each generated Message                                                                                                                                                                                                                                                      |
| T_TstSrcMessageCount         | 0x4085       | 100h          | The number of Messages generated<br>(Nonzero: finite Message stream,<br>zero: infinite Message stream).                                                                                                                                                                                 |
| T_TstSrcInterMessageGap      | 0x4086       | 00h           | If non-zero, the gap time between two Messages<br>The actual duration of the timeout period shall be the value set<br>in the attribute $\pm 10\%$ .<br>This value multiplied by SYS1CLK 1us Register (0x0FC) gives<br>the no. of clocks Required                                        |
| T_TstDstOn                   | 0x40A1       | 00h           | The state of TstDst                                                                                                                                                                                                                                                                     |
| T_TstDstErrorDetectionEnable | 0x40A2       | 00h           | Enable analyzing incoming Messages                                                                                                                                                                                                                                                      |
| T_TstDstPattern              | 0x40A3       | 00h           | The expected pattern in the incoming Messages                                                                                                                                                                                                                                           |
| T_TstDstIncrement            | 0x40A4       | 01h           | The expected increment value between two consecutive bytes                                                                                                                                                                                                                              |
| T_TstDstMessageCount         | 0x40A5       | 00h           | Number of received Messages                                                                                                                                                                                                                                                             |
| T_TstDstMessageOffset        | 0x40A6       | 00h           | Offset of error from start of Message                                                                                                                                                                                                                                                   |
| T_TstDstMessageSize          | 0x40A7       | 100h          | The expected size of incoming Message                                                                                                                                                                                                                                                   |
| T_TstDstFCCredits            | 0x40A8       | 100h          | The amount of credits passed to the flow control Service<br>Primitive                                                                                                                                                                                                                   |
| T_TstDstInterFCTokenGap      | 0x40A9       | 00h           | The interval in microseconds for<br>which requesting T_CO_FLOWCONTROL. req is skipped.<br>The actual duration of the timeout period shall be the value set<br>in the attribute $\pm 10\%$ .<br>This value multiplied by SYS1CLK 1us<br>Register(0x0FC) gives the no. of clocks required |
| T_TstDstInitialFCCredits     | 0x40AA       | 100h          | The initial number of credits passed by the TstDst to<br>T_CO_FLOWCONTROL.req after enabling the TstDst                                                                                                                                                                                 |
| T_TstDstErrorCode            | 0x40AB       | 00h           | Error code that generated the TstDst disconnection<br>0 - NO_ERROR<br>1 - FRAGMENT_CORRUPT<br>2 - INVALID_MSG_SIZE<br>3 - UNEXPECTED_BYTE_VALUE                                                                                                                                         |